Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| 2011/0169580 |
INVERTING GATE WITH MAXIMIZED THERMAL NOISE IN RANDOM NUMBER GENERTION A random number generator comprises a first high frequency (HF) oscillator, a second low frequency (LF) oscillator, and a sampling circuit. The HF oscillator... |
| 2011/0169579 |
METHOD AND APPARATUS FOR INCREASING DISTRIBUTION OF JITTER WITHIN A RANDOM
NUMBER GENERATOR A random number generator comprises a first high frequency (HF) oscillator, a second low frequency (LF) oscillator, a delay buffer, a multiplexer, and a... |
| 2011/0169578 |
SIGNAL PROCESSING USING TIMING COMPARISON A signal processing module with a timing comparator such as a time to digital converter is provided. The module may be part of a phase locked loop with a... |
| 2011/0169577 |
SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER Embodiments of the invention include a method for use in a device having a local oscillator. The method includes performing, for the local oscillator that is... |
| 2011/0169576 |
HIGH FREQUENCY AMPLIFIER A high frequency amplifier includes a package substrate, an amplifying active device disposed on a top surface of the package substrate, a transmission line... |
| 2011/0169575 |
AMPLIFIER CIRCUIT AND INTEGRATED CIRCUIT THEREFOR An amplifier circuit on a single die comprises a low voltage amplifier with a first common mode voltage and having an input and an output. A power amplifier has... |
| 2011/0169574 |
EQUALIZATION SYSTEM WITH STABILIZED PEAKING GAIN FOR A COMMUNICATION
SYSTEM An equalization system (18) that reduces inter-symbol interference in an input signal (220) includes a variable gain amplifier (430), and one or more peaking... |
| 2011/0169573 |
AMPLIFIER CIRCUIT WITH STEP GAIN A step gain amplifier has an amplifier with an input and an output, and a bias circuit connected to the input and to a bias node. A passive feedback circuit... |
| 2011/0169572 |
PHASE-SHIFT AMPLIFIER A cascode amplifier comprising at least two phase-shift stages controllable between an input transistor having a control terminal connected to an input terminal... |
| 2011/0169571 |
RE-CONFIGURABLE AMPLIFIER An amplifier stage in a radar system including an input matching stage, a transistor stage and an output matching stage. At least one of the matching stages... |
| 2011/0169570 |
AMPLIFIER An amplifier includes a first amplifier comprising an N-type field-effect transistor receiving a reference voltage at a gate, a P-type field-effect transistor... |
| 2011/0169569 |
Device and method for eliminating feedback common mode signals A device and a method for eliminating feedback common mode signals are provided, which belong to the electronic technology field. The device includes an... |
| 2011/0169568 |
OPERATIONAL AMPLIFIER The present invention relates generally to an operational amplifier. In one embodiment, the present invention is an operational amplifier including a... |
| 2011/0169567 |
CONSTANT TRANSCONDUCTANCE OPERATIONAL AMPLIFIER AND METHOD FOR OPERATION An embodiment is a circuit comprising a first transistor, a second transistor, a third transistor, a fourth transistor, a first switch, and a second switch. The... |
| 2011/0169566 |
PREDISTORITION LINEARIZER WITH BRIDGE TOPOLOGY HAVING AN EQUALIZER STAGE
FOR EACH BRIDGE ARM Disclosed is a predistortion linearizer for power amplifiers using a bridge topology, which has the advantages that an equalizer stage is disposed in each of... |
| 2011/0169565 |
Receiving circuit A receiving circuit in accordance with an exemplary aspect of the present invention includes a first voltage-dividing circuit that outputs a first input signal... |
| 2011/0169564 |
Integrated Circuit An integrated circuit is disclosed having a semiconductor component comprising a first p-type region and a first n-type region adjoining the first p-type... |
| 2011/0169563 |
SYSTEMS AND METHODS FOR MINIMIZING POWER CONSUMPTION A system for reducing power consumption in a transistor-based system includes a measurement circuit and a comparator. The measurement circuit measures a delay... |
| 2011/0169562 |
System on chip power management through package configuration There is provided a semiconductor package configured for externally controlled power management. Instead of integrating voltage regulation on-chip as done... |
| 2011/0169561 |
FAST START-UP LOW-VOLTAGE BANDGAP REFERENCE VOLTAGE GENERATOR A fast start-up low-voltage bandgap reference voltage generator uses two current generators to provide a first current having a positive temperature coefficient... |
| 2011/0169560 |
SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS AND ELECTRONIC APPARATUS Semiconductor integrated circuit apparatus and electronic apparatus having a leakage current detection circuit where arbitrarily set leakage current detection... |
| 2011/0169559 |
CHARGE PUMP CIRCUIT WITH IMPROVED RELIABILITY A charge pump circuit, including a charging capacitor, a pumping capacitor, a switch, two voltage-limiting devices, and two path-control devices, generates an... |
| 2011/0169558 |
CHARGE PUMP SYSTEMS AND METHODS Digital multilevel memory systems and methods include a charge pump for generating regulated high voltages for various memory operations. The charge pump may... |
| 2011/0169557 |
CHARGE PUMP CIRCUIT Each of a plurality of pump stages has an input node and an output node and performs a charge pump operation in response to any one of the first and second... |
| 2011/0169556 |
ANALOG CIRCUIT AND DISPLAY DEVICE AND ELECTRONIC DEVICE The invention provides an analog circuit that decreases an effect of variation of a transistor. By flowing a bias current in a compensation operation, a voltage... |
| 2011/0169555 |
Mitigating Side Effects Of Impedance Transformation Circuits The present disclosure relates to mitigating side effects of impedance transformation circuits. |
| 2011/0169554 |
INTEGRATED SOLAR POWERED DEVICE A system and method for fabricating a self-powering integrated circuit chip having an integrated circuit, which may be a MEMS or CMOS device or the like and a... |
| 2011/0169553 |
TEMPERATURE COMPENSATED CURRENT REFERENCE CIRCUIT A temperature compensated current reference circuit has a differential amplifier and a first feedback transistor with a gate coupled to the differential... |
| 2011/0169552 |
ON DIE THERMAL SENSOR SUITABLE FOR AUTO SELF REFRESH, INTEGRATED CIRCUIT
WITH THE SAME AND METHOD FOR ON DIE... A semiconductor memory device includes a reference voltage generator for generating a plurality of reference voltages each having different voltage levels in... |
| 2011/0169551 |
TEMPERATURE SENSOR AND METHOD A temperature sensor and a method for sensing temperature. The temperature sensor has a current generator module that generates a voltage (V.sub.PTAT) that is... |
| 2011/0169550 |
Method and Apparatus for Use in Improving Linearity of MOSFETs Using an
Accumulated Charge Sink A method and apparatus for use in improving the linearity characteristics of MOSFET devices using an accumulated charge sink (ACS) are disclosed. The method and... |
| 2011/0169549 |
ELECTRONIC DEVICES AND COMPONENTS FOR HIGH EFFICIENCY POWER CIRCUITS An electronic component includes a III-N transistor and a III-N rectifying device both encased in a single package. A gate electrode of the III-N transistor is... |
| 2011/0169548 |
DATA LATCH CIRCUIT, DRIVING METHOD OF THE DATA LATCH CIRCUIT, AND DISPLAY
DEVICE The present invention provides a data latch circuit which can operate stably with a low-amplitude signal, which consumes less electric power, and which is... |
| 2011/0169547 |
RINGING SUPPRESSION CIRCUIT A ringing suppression circuit for a communication circuit that performs communication through a transmission line includes a high side switch connected between... |
| 2011/0169546 |
MIX MODE WIDE RANGE MULTIPLIER AND METHOD THEREOF A mix mode wide range multiplier and method are provided for multiplying a first signal by a second signal to generate an output signal. A reference signal is... |
| 2011/0169545 |
LOW PHASE NOISE RF SIGNAL GENERATING SYSTEM AND METHOD FOR CALIBRATING
PHASE NOISE MEASUREMENT SYSTEMS USING SAME Very low phase noise radio frequency (RF) source having multiple discrete frequency outputs used, for example, to calibrate phase noise measurement systems. The... |
| 2011/0169544 |
SOURCE DRIVER A source driver, which has a first resistor string, a first digital-to-analog converter, and a channel buffer, is provided. The first resistor string has a... |
| 2011/0169543 |
SYSTEM AND METHOD OF CONTROLLING DEVICES OPERATING WITHIN DIFFERENT
VOLTAGE RANGES Semiconductor devices, systems, and methods are disclosed to facilitate power management. A semiconductor device includes a first voltage island configured to... |
| 2011/0169542 |
DELAY CIRCUIT OF SEMICONDUCTOR MEMORY APPARATUS AND METHOD FOR DELAYING A delay circuit of a semiconductor memory apparatus includes a decoding unit configured to decode a plurality of test signals and enable one of a plurality of... |
| 2011/0169541 |
METHOD FOR CONTROLLING A DEVICE BY MEANS OF PULSE DURATION MODULATION AND
CONTROL SYSTEM A method is provided for controlling an actuator that can be switched into an on state and an off state by means of pulse duration modulation, as well as to a... |
| 2011/0169540 |
CLOCK AND DATA RECOVERY FOR BURST-MODE SERIAL SIGNALS A clock and data recovery device recovers data from a sequential stream of data that includes bursts of data separated by gaps. Each burst of data arrives with... |
| 2011/0169539 |
DELAY LOCKED LOOP CIRCUIT AND OPERATION METHOD THEREOF A delay locked loop circuit includes a delay replica model unit for reflecting a delay time of an actual output path to a source clock and outputting the... |
| 2011/0169538 |
WIDEBAND DELAY-LOCKED LOOP (DLL) CIRCUIT A wideband delay-locked loop (DLL) circuit includes an internal clock signal generating unit providing an internal control signal by selecting and interpolating... |
| 2011/0169537 |
MULTI-PHASE SIGNAL GENERATOR AND METHOD Multi-phase signal generators and methods for generating multi-phase signals are described. In one embodiment, the clock generator generates quadrature clock... |
| 2011/0169536 |
SYSTEM AND METHOD OF ASYNCHRONOUS LOGIC POWER MANAGEMENT Methods, apparatuses, and systems are disclosed to facilitate power management of asynchronous logic devices to operate asynchronous logic devices at a desired... |
| 2011/0169535 |
FREQUENCY AND PHASE ACQUISITION OF A CLOCK AND DATA RECOVERY CIRCUIT
WITHOUT AN EXTERNAL REFERENCE CLOCK A clock and data recovery device receives a serial data stream and produces recovered clock and data signals. The clock and data recovery device operates over a... |
| 2011/0169534 |
MEMORY BANK SIGNAL COUPLING BUFFER AND METHOD A memory array contains a plurality of banks coupled to each other by a plurality of data lines. Each of the data lines is divided into a plurality of segments... |
| 2011/0169533 |
FREQUENCY SYNTHESIZER The provision of a technique capable of determining a state where PLL control does not operate normally instantly or in advance in a frequency synthesizer that... |
| 2011/0169532 |
ALTERNATING CURRENT SIGNAL CONVERTER The invention relates to radioelectronic engineering, in particular to AC signal converters, and can be used as an autonomous AC voltage electrical power supply... |
| 2011/0169531 |
Methods and Systems for Detection of Zero Crossings in a Signal Methods and systems for detection of zero crossings in a signal are described. For example, true zero crossings in an alternating voltage power source signal... |
Copyright 2008−2013 Patents.com
