At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Collector grid and interconnect structures for photovoltaic arrays and
An interconnected arrangement of photovoltaic cells is achieved using laminating current collector electrodes. The electrodes comprise a pattern of conductive...
METHOD FOR FORMING DENDRITIC SILVER WITH PERIODIC STRUCTURE AS
The invention is related to a method for forming dendritic silver with periodic structure as light-trapping layer, includes these steps: form a photoresist...
USING SOLAR CELLS AS BYPASS DIODE HEAT SINKS
A solar panel includes a plurality of solar cells, a bypass diode unit, and a heat spreader. The bypass diode unit includes a bypass diode coupled in an...
System and Method for Deploying Radiation Energy Conversion Cells
A radiation energy conversion system comprises: an environmental barrier cover having a barrier cover inner surface; an environmental barrier enclosure...
ELEMENT AND PHOTOVOLTAIC CELL
The invention provides an element including a semiconductor substrate and an electrode disposed on the semiconductor substrate, the electrode being a sintered...
WAFER FOR SOLAR CELL, METHOD OF PRODUCING WAFER FOR SOLAR CELL, METHOD OF
PRODUCING SOLAR CELL, AND METHOD OF...
Provided is a wafer for solar cell which can be produced using a polycrystalline semiconductor wafer cut out using a bonded abrasive wire, which wafer can be...
SOLAR PANEL AND METHOD FOR MANUFACTURING SUCH A SOLAR PANEL
A solar panel is provided with a stack including at least one back contacted solar cell and a back-sheet layer. The back-sheet layer has a patterned conductive...
Method of Manufacturing Semiconductor Device
A semiconductor device including a nonvolatile memory cell and a field effect transistor together is improved in performance. In a method of manufacturing a...
THIN FILM TRANSISTOR
Provided is a thin film transistor having an oxide semiconductor layer that has high mobility, excellent stress resistance, and good wet etching property. The...
SEMICONDUCTOR DEVICE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE
A multi-gate structure is used and a width (d1) of a high concentration impurity region sandwiched by two channel forming regions in a channel length direction...
NON-VOLATILE MEMORY DEVICES WITH THIN-FILM AND MONO-CRYSTALLINE SILICON
A non-volatile memory device combines thin-film transistor-based memory cells with bulk mono-crystalline silicon transistors, which can more efficiently drive...
Recessed Transistors Containing Ferroelectric Material
Some embodiments include transistor constructions having a first insulative structure lining a recess within a base. A first conductive structure lines an...
A semiconductor device in which release of oxygen from side surfaces of an oxide semiconductor film including c-axis aligned crystal parts can be prevented is...
FETS AND METHODS OF FORMING FETS
An embodiment is a structure. The structure comprises a fin on a substrate, isolation regions on the substrate, a dielectric region, and a gate structure. The...
SELF-ALIGNED SLOTTED ACCUMULATION-MODE FIELD EFFECT TRANSISTOR (ACCUFET)
STRUCTURE AND METHOD
This invention discloses a semiconductor power device disposed in a semiconductor substrate. The semiconductor power device includes trenched gates each having...
A semiconductor device includes a fin-shaped semiconductor layer on a semiconductor substrate and extends in a first direction with a first insulating film...
SEMICONDUCTOR DEVICE WITH NON-ISOLATED POWER TRANSISTOR WITH INTEGRATED
A semiconductor device configured with one or more integrated breakdown protection diodes in non-isolated power transistor devices and electronic apparatus,...
HIGH VOLTAGE DOUBLE-DIFFUSED MOS (DMOS) DEVICE AND METHOD OF MANUFACTURE
A method of forming an integrated DMOS transistor/EEPROM cell includes forming a first mask over a substrate, forming a drift implant in the substrate using...
LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE AND MANUFACTURING
Provided is a manufacturing method for a laterally diffused metal oxide semiconductor device, comprising the following steps: growing an oxide layer on a...
A semiconductor device including a gate structure, a source region, a drain region, a first conductive type epitaxial layer, a high voltage second conductive...
High Electron Mobility Transistor with Periodically Carbon Doped Gallium
A method for forming a high electron mobility transistor (HEMT) device with a plurality of alternating layers of one or more undoped gallium nitride (GaN)...
FACILITATING FABRICATING GATE-ALL-AROUND NANOWIRE FIELD-EFFECT TRANSISTORS
Methods are presented for facilitating fabrication of a semiconductor device, such as a gate-all-around nanowire field-effect transistor. The methods include,...
TUNNELING FIELD EFFECT TRANSISTOR AND METHODS OF MAKING SUCH A TRANSISTOR
One illustrative method of forming a TFET device includes forming a first semiconductor material that extends for a full length of a drain region, a gate...
STRUCTURE AND METHOD TO INCREASE CONTACT AREA IN UNMERGED EPI INTEGRATION
FOR CMOS FINFETS
Source/drain contact structures with increased contact areas for a multiple fin-based complementary metal oxide semiconductor field effect transistor (CMOSFET)...
HIGH BREAKDOWN VOLTAGE LDMOS DEVICE
A multi-region (81, 83) lateral-diffused-metal-oxide-semiconductor (LDMOS) device (40) has a semiconductor-on-insulator (SOI) support structure (21) on or over...
HIGH VOLTAGE METAL-OXIDE-SEMICONDUCTOR TRANSISTOR DEVICE AND METHOD OF
FORMING THE SAME
A HVMOS transistor device is provided. The HVMOS has a substrate, a gate structure, a drain region and a source region, a base region and a gate dielectric...
NOVEL EMBEDDED SHAPE SIGE FOR STRAINED CHANNEL TRANSISTORS
An integrated circuit die includes a silicon substrate. PMOS and NMOS transistors are formed on the silicon substrate. The carrier mobilities of the PMOS and...
STACKED PLANAR DOUBLE-GATE LAMELLAR FIELD-EFFECT TRANSISTOR
A method of making a field-effect transistor device includes providing a substrate with a fin stack having: a first sacrificial material layer on the...
GATE STRUCTURE HAVING DESIGNED PROFILE AND METHOD FOR FORMING THE SAME
A semiconductor structure and a method for forming the same are provided. The semiconductor structure includes a metal gate structure having curved sidewalls...
OPC ENLARGED DUMMY ELECTRODE TO ELIMINATE SKI SLOPE AT ESIGE
Enlarging the dummy electrode to the STI top width size by OPC cut mask correction and the resulting device are disclosed. Embodiments include forming an STI...
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
A semiconductor device includes: a first electrode; a second electrode; an interlayer insulating film made of a porous insulating material and formed above the...
BIPOLAR TRANSISTOR MANUFACTURING METHOD
A method for manufacturing a bipolar transistor, including the steps of: forming a first surface-doped region of a semiconductor substrate having a...
FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATION
An improved field effect transistor and method of fabrication are disclosed. A barrier layer stack is formed in the base and sidewalls of a gate cavity. The...
PARTIAL SACRIFICIAL DUMMY GATE WITH CMOS DEVICE WITH HIGH-K METAL GATE
A gate structure in a semiconductor device includes: a gate stack formed on a substrate with three sections, a bottom portion, a top portion, and a sacrificial...
Self-Aligned Dual-Metal Silicide and Germanide Formation
A device having an epitaxial region and dual metal-semiconductor alloy surfaces is provided. The epitaxial region includes an upward facing facet and a...
SEMICONDUCTOR DEVICE WITH NANOWIRES IN DIFFERENT REGIONS AT DIFFERENT
A semiconductor device has gate-all-around devices formed in respective regions on a substrate. The gate-all-around devices have nanowires at different levels....
SUSPENDED BODY FIELD EFFECT TRANSISTOR
A semiconductor fin including a vertical stack, from bottom to top, of a second semiconductor material and a first semiconductor material is formed on a...
METHOD OF FORMING NANOWIRES
According to another embodiment, a semiconductor structure is provided. The structure includes: a substrate; a first nanowire over the substrate; and a second...
THIN FILM TRANSISTOR ARRAY PANEL
A thin film transistor array panel is capable of increasing an aperture ratio and decreasing parasitic capacitance between a gate electrode and a drain...
METHOD FOR MAKING AN INTEGRATED CIRCUIT
A method includes making a gate stack on the surface of an active zone, including depositing a first dielectric layer; depositing a gate conductive layer;...
DUAL OXIDE TRENCH GATE POWER MOSFET USING OXIDE FILLED TRENCH
A power MOSFET device including a semiconductor layer, an active trench formed in the semiconductor layer and housing a dual oxide thickness trench gate...
STRUCTURE AND FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE STACK
A structure and a formation method of a semiconductor device are provided. The semiconductor device includes a semiconductor substrate and a first gate...
SEMICONDUCTOR STRUCTURES AND METHODS OF FABRICATION OF SAME
Methods of fabricating a semiconductor structure comprise forming an opening through a stack of alternating tier dielectric materials and tier control gate...
SEMICONDUCTOR DEVICES WITH SIDEWALL SPACERS OF EQUAL THICKNESS
Semiconductor structures with different devices each having spacers of equal thickness and methods of manufacture are disclosed. The method includes forming a...
SEMICONDUCTOR DEVICE COMPRISING CONTACT STRUCTURES WITH PROTECTION LAYERS
FORMED ON SIDEWALLS OF CONTACT ETCH...
A semiconductor device includes a silicide contact region positioned at least partially in a semiconductor layer, an etch stop layer positioned above the...
SEMICONDUCTOR COMPOSITE FILM WITH HETEROJUNCTION AND MANUFACTURING METHOD
The present invention discloses a semiconductor composite film with a heterojunction and a manufacturing method thereof. The semiconductor composite film...
SEMICONDUCTOR WAFER INCLUDING A MONOCRYSTALLINE SEMICONDUCTOR LAYER SPACED
APART FROM A POLY TEMPLATE LAYER
A semiconductor wafer can include a substrate, a poly template layer, and a semiconductor layer. The substrate has a central region and an edge region, the...
STRUCTURE AND METHOD FOR TRANSIENT VOLTAGE SUPPRESSION DEVICES WITH A
A transient voltage suppression (TVS) device and a method of forming the device are provided. The TVS device includes a first layer of wide band-gap...
VERTICAL SEMICONDUCTOR DEVICES INCLUDING SUPERLATTICE PUNCH THROUGH STOP
LAYER AND RELATED METHODS
A semiconductor device may include a substrate, and a plurality of fins spaced apart on the substrate. Each of the fins may include a lower semiconductor fin...
Semiconductor Device and Manufacturing Method Thereof
In a silicon carbide semiconductor device having a trench type MOS gate structure, the present invention makes it possible to inhibit the operating...