At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
INTEGRATED PACKAGE DESIGN WITH WIRE LEADS FOR PACKAGE-ON-PACKAGE PRODUCT
An integrated package design for a package-on-package product is described that uses wire leads. Some embodiments pertain to a stacked package assembly that...
BUILT-UP LEAD FRAME PACKAGE AND METHOD OF MAKING THEREOF
Consistent with an example embodiment, a semiconductor device comprises a device die having bond pads providing connection to device die circuitry. The...
MIXED IMPEDANCE LEADS FOR DIE PACKAGES AND METHOD OF MAKING THE SAME
A die package having mixed impedance leads where a first lead has a first metal core, and a dielectric layer surrounding the first metal core, and a second...
PHOTO PATTERN METHOD TO INCREASE VIA ETCHING RATE
Semiconductor devices are provided having large vias, such as under bonding pads, to increase the via open area ratio, increase the via etching rate, and avoid...
MULTILAYER HEAT-CONDUCTIVE SHEET, AND MANUFACTURING METHOD FOR MULTILAYER
Peeling due to interfacial fracture between a tack-free layer 11 and a heat-conductive layer is prevented. In the tack-free layer, an inorganic filler having a...
Electrically insulating thermal interface on the discontinuity of an
Method for manufacturing an electronic semiconductor package, in which method an electronic chip (100) is coupled to a carrier, the electronic chip is at least...
INTEGRATED HEAT SPREADER FOR MULTI-CHIP PACKAGES
An integrated heat spreader comprising a heat spreader frame that has a plurality of openings formed therethrough and a plurality of thermally conductive...
The present disclosure relates to a semiconductor package. In an embodiment, the semiconductor package includes a substrate having a lateral surface and an...
CHIP PACKAGES WITH REDUCED TEMPERATURE VARIATION
Chip packages and methods of forming a chip package. The chip package includes a power amplifier and a thermal pathway structure configured to influence...
WAFER LEVEL PACKAGE AND FABRICATION METHOD THEREOF
A semiconductor device includes a semiconductor device includes an interposer having a first side and a second side opposite to the first side, wherein the...
RESIN COMPOSITION FOR SEALING SEMICONDUCTOR AND SEMICONDUCTOR DEVICE
The resin composition for sealing semiconductor according to the present invention is characterized by containing a maleimide-based compound represented by the...
Laminar Structure, a Semiconductor Device and Methods for Forming
A method for forming semiconductor devices includes placing a laminar structure having electrically insulating material arranged between a plurality of...
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE FABRICATION METHOD
A semiconductor device fabrication method, including preparing a case having a plurality of connection terminals, and fitting a jig onto the case to protect...
TIME TEMPERATURE MONITORING SYSTEM
A time temperature monitoring system and method for use with a microchip or similar structure. A disclosed system includes: a substrate having an active...
System and Method for Test Key Characterizing Wafer Processing State
Disclosed herein is a method for forming a test key system for characterizing wafer processing states, the method comprising forming a plurality of shallow...
TEST STRUCTURES FOR DIELECTRIC RELIABILITY EVALUATIONS
Methods and test structures for testing the reliability of a dielectric material. The test structure may include a first row of contacts and a line comprised...
Limiting Adjustment of Polishing Rates During Substrate Polishing
A method of controlling polishing includes polishing a region of a substrate at a first polishing rate, measuring a sequence of characterizing values for the...
Electrically Testable Microwave Integrated Circuit Packaging
An extension of conventional IC fabrication processes to include some of the concepts of flip-chip assemblies while producing a final "non-flip chip" circuit...
SUBSTRATE PROCESSING SYSTEM, METHOD OF MANAGING THE SAME AND METHOD OF
MANUFACTURING SEMICONDUCTOR DEVICE WITH...
Provided are substrate processing systems and methods of managing the same. The method may include displaying a notification for a preventive maintenance...
NON-DESTRUCTIVE DIELECTRIC LAYER THICKNESS AND DOPANT MEASURING METHOD
A semiconductor device or article includes a substrate including a feature and divided into a feature region in which the feature is formed and a pad region in...
SILICON GERMANIUM FIN FORMATION VIA CONDENSATION
A method of forming a finFET device comprises forming a fin in a silicon layer of a substrate, forming a hardmask layer on a top surface of the fin, forming an...
METHOD OF SOURCE/DRAIN HEIGHT CONTROL IN DUAL EPI FINFET FORMATION
A method of forming field effect transistors (FETs), and forming integrated circuit (IC) chip including the FETs. Gates are formed on said semiconductor fins...
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
A semiconductor device includes a gate structure crossing an active pattern of a substrate. The semiconductor device may include a gate dielectric pattern...
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
A method for fabricating a semiconductor device comprises: Firstly, a semiconductor fin comprising a first sub-fin and a second sub-fin protruding from a...
DUAL LINER SILICIDE
A method for fabricating a dual silicide device includes growing source and drain (S/D) regions for an N-type device, forming a protection layer over a gate...
METHOD FOR FORMING A SEMICONDUCTOR STRUCTURE CONTAINING HIGH MOBILITY
SEMICONDUCTOR CHANNEL MATERIALS
A method of forming a semiconductor structure is provided. The method includes providing a substrate comprising, from bottom to top, a handle substrate, an...
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
A semiconductor device includes a substrate, a first gate, a second gate, and an insulating structure. The substrate includes a first fin and a second fin. The...
INTEGRATED CIRCUITS WITH SELETIVE GATE ELECTRODE RECESS
Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling...
HIGH PERFORMANCE ISOLATED VERTICAL BIPOLAR JUNCTION TRANSISTOR AND METHOD
FOR FORMING IN A CMOS INTEGRATED CIRCUIT
A CMOS integrated circuit containing an isolated n-channel DEMOS transistor and an isolated vertical PNP transistor has deep n-type wells and surrounding...
SUPERIMPOSED TRANSISTORS WITH AUTO-ALIGNED ACTIVE ZONE OFTHE UPPER
Integrated circuit equipped with at least two levels of superimposed transistors, comprising: a first transistor at a first level, a first plug, a second plug and...
Method of Electrically Isolating Leads of a Lead Frame Strip by Laser Beam
A lead frame strip includes a plurality of connected unit lead frames, each unit lead frame having a die paddle and a plurality of leads connected to a...
METHOD FOR PRODUCING WAVEGUIDE SUBSTRATE
To allow a metal film to have a sufficient thickness around a bottom surface of a non-through hole and prevent the metal film from being peeled from a...
BACKSIDE CONTACT TO FINAL SUBSTRATE
Device structures and fabrication methods for a backside contact to a final substrate An electrically-conducting connection is formed that extends through a...
METHODS FOR FORMING LOW RESISTIVITY INTERCONNECTS
Embodiments described herein generally relate to methods for forming silicide materials. Silicide materials formed according to the embodiments described...
METHOD FOR MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE
An insulating layer is formed on a substrate made of silicon carbide. By performing etching using a mask layer formed on the insulating layer, a contact hole...
METHOD FOR FORMING INTERCONNECTS
A method of forming an interconnect composed of metallized lines and vias in a workpiece includes forming metal lines in a workpiece, with the metal lines...
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
A method of making a semiconductor device includes forming a first opening in an insulating layer, forming a second opening in the insulating layer, forming a...
PLATING METHOD, PLATED COMPONENT, AND PLATING SYSTEM
Reliability of a plating process and reliability of a component manufactured through the plating process can be improved by suppressing peeling between plating...
INTERCONNECTS HAVING SEALING STRUCTURES TO ENABLE SELECTIVE METAL CAPPING
Methods of fabricating a capped interconnect for a microelectronic device which includes a sealing feature for any gaps between a capping layer and an...
METHOD FOR FORMING METAL CHALCOGENIDE THIN FILMS ON A SEMICONDUCTOR DEVICE
In some aspects, methods of forming a metal chalcogenide thin film are provided. According to some methods, a metal chalcogenide thin film is deposited on a...
Bulk Layer Transfer Wafer with Multiple Etch Stop Layers
Bonded semiconductor device structures and device structure fabrication processes to obviate the need for SOI wafers in many device fabrication applications...
METHOD FOR MANUFACTURING BONDED SOI WAFER
The present invention is a method for manufacturing a bonded SOI wafer including: performing a thermal oxidation treatment including at least one of a thermal...
METHOD FOR TRANSFERRING A THIN LAYER WITH SUPPLY OF HEAT ENERGY TO A
FRAGILE ZONE VIA AN INDUCTIVE LAYER
A method of transferring a thin layer from a first substrate to a second substrate with different coefficients of thermal expansion, including: providing at...
METHOD FOR PRODUCING A COMPOSITE STRUCTURE
A process for the manufacture of a composite structure includes the following stages: a) providing a donor substrate comprising a first surface and a support...
SEMICONDUCTOR STRUCTURE WITH JUNCTION LEAKAGE REDUCTION
A semiconductor structure is provided, which includes a semiconductor substrate, a first well region, a second well region, an active region, a shallow trench...
METHOD OF FABRICATING SEMICONDUCTOR DEVICE
A method of fabricating a semiconductor device includes forming a doped polysilicon layer on a substrate, forming a barrier layer on the doped polysilicon...
SHEET FOR SEMICONDUCTOR-RELATED-MEMBER PROCESSING AND METHOD OF
MANUFACTURING CHIPS USING THE SHEET
As a semiconductor-related-member processing sheet which can stably achieve to enhance the removability of the semiconductor-related-member processing sheet...
POLYIMIDE RESIN, RESIN COMPOSITION USING SAME, AND LAMINATED FILM
A polyimide resin includes an acid anhydride residue; and a diamine residue, the polyimide resin including a residue of a polysiloxane diamine represented by...
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
The present invention provides a manufacturing technique of a semiconductor device and a display device using a peeling process, in which a transfer process...
SYSTEM AND METHOD FOR REDUCING TEMPERATURE TRANSITION IN AN ELECTROSTATIC
A system for controlling a substrate temperature in a substrate processing system includes a substrate support device, a controller, a temperature sensor, and...