Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
2017/0004105 ADD-ON DEVICE AND SERVER USING THE SAME
An add-on device includes an interface, an identification module, an enable module, and a function module. The identification module is used to output an...
2017/0004104 USB SWITCH AND CONTROL METHOD THEREOF
A universal serial bus (USB) switch includes an upstream port, first downstream ports, M second downstream ports, and a switch engine. The upstream port is...
2017/0004103 FLEXIBLE MOBILE DEVICE CONNECTIVITY TO AUTOMOTIVE SYSTEMS WITH UBS HUBS
A system which is configured to enable a vehicle's embedded USB Host system to connect to multiple mobile devices through a USB Hub, regardless of whether the...
2017/0004102 REAL-TIME EXECUTION OF MAC CONTROL LOGIC
A method is provided for time accurate execution of MAC logic on a processor able to drive a radio interface. In a first step, a chain of commands is received...
2017/0004101 DATA COPYING METHOD, DIRECT MEMORY ACCESS CONTROLLER, AND COMPUTER SYSTEM
The present invention provides a data copying method, a direct memory access controller, and a computer system. The data copying method of embodiments of the...
2017/0004100 SECURE DIRECT MEMORY ACCESS
Examples are disclosed for establishing a secure destination address range responsive to initiation of a direct memory access (DMA) operation. The examples...
2017/0004099 COORDINATING MEMORY OPERATIONS USING MEMORY-DEVICE GENERATED REFERENCE SIGNALS
A memory system includes a memory controller coupled to multiple memory devices. Each memory device includes an oscillator that generates an internal reference...
2017/0004098 SHARING MEMORY AND I/O SERVICES BETWEEN NODES
A shared memory controller is to service load and store operations received, over data links, from a plurality of independent nodes to provide access to a...
2017/0004097 SYSTEM BUS TRANSACTION QUEUE REALLOCATION
A bus architecture is disclosed that provides for transaction queue reallocation on the modules communicating using the bus. A module can implement a...
2017/0004096 Platform Neutral Device Protocols
Platform neutral device protocol techniques are described in which functionality to customize device interactions through communication busses is made...
2017/0004095 Memory Control Circuit and Storage Device
A memory control circuit has a memory controller that performs access control for a first memory accessed by a first data amount and access control for a...
2017/0004094 Map-Based Rapid Data Encryption Policy Compliance
To comply with a policy for a computing device indicating that data written by the computing device to the storage volume after activation of the policy be...
2017/0004093 System and Method for Cache Monitoring in Storage Systems
A system and method of cache monitoring in storage systems includes storing storage blocks in a cache memory. Each of the storage blocks is associated with...
2017/0004092 DIRECT MEMORY ACCESS WITH FILTERING
Methods, apparatus, and computer-readable storage media are disclosed for applying filtering operations to data transferred as part of a direct memory access...
2017/0004091 TRANSLATION BUFFER UNIT MANAGEMENT
A data processing system 2 incorporates a translation buffer unit 24, 26, 28 and a translation control unit 30. The translation buffer unit responds to receipt...
2017/0004090 Multi-Host Configuration for Virtual Machine Caching
Systems and methods disclosed herein are used to efficiently configure a plurality of memory caches. In one aspect, a method includes a server receiving or...
2017/0004089 PATCH MEMORY SYSTEM
A patch memory system for accessing patches from a memory is disclosed. A patch is an abstraction that refers to a contiguous, array of data that is a subset...
2017/0004088 NON-FAULTING COMPUTE INSTRUCTIONS
A compute instruction to be executed is to use a memory operand in a computation. An address associated with the memory operand is to be used to locate a...
2017/0004087 ADAPTIVE CACHE MANAGEMENT METHOD ACCORDING TO ACCESS CHARACTERISTICS OF USER APPLICATION IN DISTRIBUTED ENVIRONMENT
An adaptive cache management method according to access characteristic of a user application in a distributed environment is provided. The adaptive cache...
2017/0004086 CACHE MANAGEMENT METHOD FOR OPTIMIZING READ PERFORMANCE OF DISTRIBUTED FILE SYSTEM
A cache management method for optimizing read performance in a distributed file system is provided. The cache management method includes: acquiring metadata of...
2017/0004085 TRANSACTIONAL STORAGE ACCESSES SUPPORTING DIFFERING PRIORITY LEVELS
In at least some embodiments, a cache memory of a data processing system receives a transactional memory access request including a target address and a...
2017/0004084 CACHE COHERENT SYSTEM INCLUDING MASTER-SIDE FILTER AND DATA PROCESSING SYSTEM INCLUDING SAME
An application processor is provided. The application processor includes a cache coherent interconnect, a first master device connected to the cache coherent...
2017/0004083 SYSTEM, METHOD AND MECHANISM TO EFFICIENTLY COORDINATE CACHE SHARING BETWEEN CLUSTER NODES OPERATING ON THE...
Various systems, methods and apparatuses for coordinating the sharing of cache data between cluster nodes operating on the same data objects. One embodiment...
2017/0004082 METHODS FOR HOST-SIDE CACHING AND APPLICATION CONSISTENT WRITEBACK RESTORE AND DEVICES THEREOF
A method, non-transitory computer readable medium, and device that assists with file-based host-side caching and application consistent write back includes...
2017/0004081 COMPUTER
A computer, on which a plurality of operating systems run, wherein the plurality of operating systems includes a first operating system and a second operating...
2017/0004080 SYSTEM PERFORMANCE MANAGEMENT USING PRIORITIZED COMPUTE UNITS
Methods, devices, and systems for managing performance of a processor having multiple compute units. An effective number of the multiple compute units may be...
2017/0004079 MEMORY ALLOCATION ACCELLERATOR
Technologies are generally described for methods and systems effective to implement a memory allocation accelerator. A processor may generate a request for...
2017/0004078 GARBAGE COLLECTION HANDLER TO UPDATE OBJECT POINTERS
Garbage collection processing is facilitated. Based on execution of a load instruction and determining that an object pointer to be loaded indicates a location...
2017/0004077 Method of collecting a garbage block in a solid state disk
A method of collecting a garbage block includes determining if a process of collecting the garbage block is being executed when a write command is received,...
2017/0004076 GARBAGE COLLECTION ABSENT USE OF SPECIAL INSTRUCTIONS
Garbage collection processing is facilitated. Based on execution of a load instruction and determining that an address of an object pointer to be loaded is...
2017/0004075 Multi-Section Garbage Collection
The embodiments relate to a method for managing a garbage collection process. The method includes executing a garbage collection process on a memory block of...
2017/0004074 GARBAGE COLLECTION ABSENT USE OF SPECIAL INSTRUCTIONS
Garbage collection processing is facilitated. Based on execution of a load instruction and determining that an address of an object pointer to be loaded is...
2017/0004073 GARBAGE COLLECTION HANDLER TO UPDATE OBJECT POINTERS
Garbage collection processing is facilitated. Based on execution of a load instruction and determining that an object pointer to be loaded indicates a location...
2017/0004072 Multi-Section Garbage Collection
The embodiments relate to a method for managing a garbage collection process. The method includes executing a garbage collection process on a memory block of...
2017/0004071 BIDIRECTIONAL COUNTER IN A FLASH MEMORY
A method of storing a counter in at least two non-volatile memory pages, including: a step of initializing a page with an initial value and then, on each...
2017/0004070 CONTROLLER, STORAGE DEVICE, AND COMPUTER PROGRAM PRODUCT
According to an embodiment, a controller is connected to an external storage device and controls access to a semiconductor storage device including blocks each...
2017/0004069 DYNAMIC MEMORY EXPANSION BY DATA COMPRESSION
Dynamic memory expansion based on data compression is described. Data represented in at least one page to be written to a main memory of a computing device is...
2017/0004068 SYSTEM AND METHOD OF DEBUGGING MULTI-THREADED PROCESSES
A system and method of debugging a multi-threaded process with at least one running thread and at least one suspended thread is disclosed. Embodiments utilize...
2017/0004067 DEBUGGING THROUGH CAUSALITY AND TEMPORAL PATTERNING IN AN EVENT PROCESSING SYSTEM
Certain aspects of the present disclosure relate to a method and apparatus for visualizing events received and processed by a plurality of software agents in a...
2017/0004066 DEBUGGING THROUGH CAUSALITY AND TEMPORAL PATTERING IN A EVENT PROCESSING SYSTEM
Certain aspects of the present disclosure relate to a method and apparatus for visualizing events received and processed by a plurality of software agents in a...
2017/0004065 ERROR AND SOLUTION TRACKING IN A SOFTWARE DEVELOPMENT ENVIRONMENT
In an approach for error and solution tracking a processor identifies that a first occurrence of a first error is present in code. A processor tracks a first...
2017/0004064 ACTIONS TEST AUTOMATION
The present disclosure generally relates to the testing of software applications. The systems and methods instantiate a page object, determine a respective...
2017/0004063 FLASH MEMORY CONTROLLER, DATA PROCESSING SYSTEM WITH FLASH MEMORY CONTROLLER AND METHOD OF OPERATING A FLASH...
The present application relates to a flash memory controller and a method of operating thereof. A system bus interface is provided to interface with a system...
2017/0004062 CREATING SOFTWARE PERFORMANCE TESTING ENVIRONMENT BASED ON VIRTUAL MACHINE
A method for creating a software performance testing environment based on a virtual machine, wherein the method comprises: in response to obtaining a hard disk...
2017/0004061 ROBUST AND ADAPTABLE MANAGEMENT OF EVENT COUNTERS
Embodiments include a method for verifying a counter design within a tolerance window within which a race condition occurs between a context event and a design...
2017/0004060 DEVICE, METHOD AND PROGRAM FOR PERFORMING SYSTEM TESTING
In an approach for testing the operations of a host system during a host system migration, a terminal agent exchanges messages already exchanged between the...
2017/0004059 CONTROLLER FOR A SOLID-STATE DRIVE, AND RELATED SOLID-STATE DRIVE
A controller for a solid state drive is proposed. The solid state drive comprises a plurality of memory cells. Each memory cell can store a symbol among a...
2017/0004058 MANAGING BACKUP OPERATIONS FROM A CLIENT SYSTEM TO A PRIMARY SERVER AND SECONDARY SERVER
Provided are techniques for managing backup operations from a client system to a primary server and secondary server. A determination is made at the client...
2017/0004057 CLUSTER FILE SYSTEM SUPPORT FOR EXTENDED NETWORK SERVICE ADDRESSES
A computer program product is provided for extending network services addresses. The computer program product comprises a computer readable storage medium...
2017/0004056 HANDLING FAILING MEMORY DEVICES IN A DISPERSED STORAGE NETWORK
A method for execution by a dispersed storage and task (DST) execution unit identifying a failing memory device based on memory device diagnostic data. A...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.