Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
2017/0199850 METHOD AND SYSTEM TO DECREASE PAGE LOAD TIME BY LEVERAGING NETWORK LATENCY
A method and an electronic device for displaying a webpage are provided. The method includes receiving, via a web browser, a request to open the webpage...
2017/0199849 ENCODING METHOD, ENCODING DEVICE, DECODING METHOD, DECODING DEVICE, AND COMPUTER-READABLE RECORDING MEDIUM
A non-transitory computer-readable recording medium stores therein an encoding program that causes a computer to execute a process including: identifying...
2017/0199848 SYSTEMS AND METHODS FOR RULES-BASED TAG MANAGEMENT AND APPLICATION IN A DOCUMENT REVIEW SYSTEM
The disclosed embodiments include systems, methods, and computer readable media for applying DR tags using a computing device, comprising: loading a plurality...
2017/0199847 SYSTEM AND METHODS FOR AUTOMATIC MEDIA POPULATION OF A STYLE PRESENTATION
A method for automatic media population of a style presentation comprises collecting presentation media; positioning the collected presentation media on a...
2017/0199846 MACHINE FOR DIGITAL IMPACT MATRIX DEVELOPMENT
A machine generates and provides a digital impact matrix including a first matrix and, in some embodiments, a second matrix, the first matrix including a...
2017/0199845 Convex Relaxation Regression Systems and Related Methods
A computer implemented method for optimizing a function is disclosed. The method may comprise identifying an empirical convex envelope, on the basis of a...
2017/0199844 GENERAL-PURPOSE PARALLEL COMPUTING ARCHITECTURE
An apparatus includes multiple parallel computing cores, where each computing core is configured to perform one or more processing operations and generate...
2017/0199843 COLLECTING AND DELIVERING DATA TO A BIG DATA MACHINE IN A PROCESS CONTROL SYSTEM
A device supporting big data in a process plant includes an interface to a communications network, a cache configured to store data observed by the device, and...
2017/0199842 EXPOSING PRE-REGISTERED MEMORY REGIONS FOR REMOTE DIRECT MEMORY ACCESS IN A DISTRIBUTED FILE SYSTEM
The subject matter of this specification can be implemented in, among other things, a method that includes pre-registering multiple memory regions for...
2017/0199841 PRE-REGISTERING MEMORY REGIONS FOR REMOTE DIRECT MEMORY ACCESS IN A DISTRIBUTED FILE SYSTEM
The subject matter of this specification can be implemented in, among other things, a method that includes pre-registering, by a processing device at a client...
2017/0199840 ASYNCHRONOUS TRANSCEIVER FOR ON-VEHICLE ELECTRONIC DEVICE
An on-vehicle electronic device has a generating unit configured to generate a first clock for data communication with another on-vehicle electronic device...
2017/0199839 BUS OWNERSHIP HAND-OFF TECHNIQUES
Bus ownership hand-off techniques are disclosed. In one aspect, bus ownership hand-off is handled by providing a mod-N counter in each master associated with...
2017/0199838 COMMUNICATION INTERFACE CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
A communication interface circuit has an input/output buffer driving a clock line (SCL) and receiving the signal level of SCL as an input clock signal, and a...
2017/0199837 USER STATION FOR A BUS SYSTEM AND METHOD FOR INCREASING INTERFERENCE IMMUNITY IN THE AREA OF ELECTROMAGNETIC...
A user station for a bus system and a method for reducing line-related emissions in a bus system as described. The user station includes a transmitter unit for...
2017/0199836 MANUFACTURING METHODS
We describe a method of manufacturing a plurality of electronic devices. The method comprises manufacturing a multi-device motherboard bearing programmable...
2017/0199835 SYSTEM-ON-CHIP, MOBILE TERMINAL, AND METHOD FOR OPERATING THE SYSTEM-ON-CHIP
A system-on-chip (SoC) to perform a deadlock control on a processor of the SoC includes a processor of the SoC including a plurality of central processing unit...
2017/0199834 VEHICLE SUBSYSTEM COMMUNICATION ARBITRATION
A vehicle subsystem includes a first signal including a first master value is transmitted from a first failsafe device and a third failsafe device. A first,...
2017/0199833 System, Methodology, and Process for Wireless Transmission of Sensor Data Onboard an Aircraft to a Portable...
Monitoring and reporting methods and apparatus include the acquisition of detailed aircraft state and systems data, analysis of the collected data, and...
2017/0199832 SIGNALING PROTOCOLS FOR RADIO FREQUENCY FRONT-END CONTROL INTERFACE (RFFE) BUSES
Signaling protocols for radio frequency front-end control interface (RFFE) buses are disclosed. In an exemplary aspect, the RFFE protocol is modified to...
2017/0199831 MEMORY ACCESS SIGNAL DETECTION
An example system includes a memory controller; a memory bus coupled to the memory controller; and a dual inline memory module (DIMM) coupled to the memory...
2017/0199830 Techniques to Access or Operate a Dual In-Line Memory Module via Multiple Data Channels
Examples include techniques to access or operate a dual in-line memory module (DIMM) via one or multiple data channels. In some examples, memory devices at or...
2017/0199829 Universal Serial Bus Cable With Active Signal Conditioning Circuitry
A Universal Serial Bus (USB) cable assembly is configured to interconnect a USB device, such as a smartphone or digital music player, disposed within a motor...
2017/0199828 CHAINED BUS METHOD
Memory devices and methods are described and shown that are capable of being configured in a chain. In one configuration, a single data input port and a single...
2017/0199827 ADDRESS TRANSLATION FOR SCALABLE VIRTUALIZATION OF INPUT/OUTPUT DEVICES
Embodiments of an invention for address translation for scalable I/O device virtualization are disclosed. In one embodiment, an apparatus includes PASID table...
2017/0199826 APPARATUS AND METHOD FOR INSERTION AND DELETION IN MULTI-DIMENSIONAL TO LINEAR ADDRESS SPACE TRANSLATION
A translation system can translate a storage request to a physical address using fields as keys to traverse a map of nodes with node entries. A node entry can...
2017/0199825 METHOD, SYSTEM, AND APPARATUS FOR PAGE SIZING EXTENSION
A method, system, and apparatus may initialize a fixed plurality of page table entries for a fixed plurality of pages in memory, each page having a first size,...
2017/0199824 METHOD AND APPARATUS FOR SIMPLIFIED NAMELESS WRITES USING A VIRTUAL ADDRESS TABLE
A memory device includes a nonvolatile memory and a memory controller. The memory controller receives first data from a host file system; stores the first data...
2017/0199823 NONREPEATING IDENTIFIERS IN AN ADDRESS SPACE OF A NON-VOLATILE SOLID-STATE STORAGE
A method of applying an address space to data storage in a non-volatile solid-state storage is provided. The method includes receiving a plurality of portions...
2017/0199822 SYSTEMS AND METHODS FOR ACQUIRING DATA FOR LOADS AT DIFFERENT ACCESS TIMES FROM HIERARCHICAL SOURCES USING A...
A method and system acquires cache line data associated with a load from respective hierarchical cache data storage components. As a part of the method and...
2017/0199821 CUSTOM CACHING
Methods and systems are presented for custom caching. Application threads define caches. The caches may be accessed through multiple index keys, which are...
2017/0199820 MANAGING CACHE COMPRESSION IN DATA STORAGE SYSTEMS
A technique for managing cache in a data storage system is disclosed. Data storage system cache memory is arranged into multiple input/output (IO) cache...
2017/0199819 Cache Directory Processing Method for Multi-Core Processor System, and Directory Controller
A cache directory processing method for a multi-core processor system, and directory controllers is presented. The method includes obtaining a first directory...
2017/0199818 LOG-STRUCTURED STORAGE FOR DATA ACCESS
A data manager may include a data opaque interface configured to provide, to an arbitrarily selected page-oriented access method, interface access to page data...
2017/0199817 DATA STORAGE DEVICE, DATA STORAGE METHOD, AND NON-TRANSITORY COMPUTER READABLE MEDIUM
According to one embodiment, a data storage device includes: a first hardware storage device; a second hardware storage device in which write is done by an...
2017/0199816 INFORMATION PROCESSING DEVICE, DATA STORAGE METHOD, AND RECORDING MEDIUM
A pattern matching process between data sets each including a plurality of types of data elements is executed at high speed. A data storage device (200) places...
2017/0199815 MEMORY FABRIC SOFTWARE IMPLEMENTATION
A hardware-based processing node of an object memory fabric can comprise a memory module storing and managing one or more memory objects within an object-based...
2017/0199814 NON-VOLATILE RANDOM ACCESS SYSTEM MEMORY WITH DRAM PROGRAM CACHING
Systems, methods, and computer programs are disclosed for providing non-volatile system memory with volatile memory program caching. One such method comprises...
2017/0199812 Stored Data Allocation Method and Apparatus, and Storage System
In a method for allocating data to multiple disks for storage, a capability value of each of the multiple disks is obtained. The capability value is ratio of a...
2017/0199811 Method and System for Optimizing a Test Suite Comprising Plurality of Test Cases
The present disclosure relates to a method and system for optimizing a test suite comprising plurality of test cases. In an embodiment, the pluralities of test...
2017/0199810 Automatic Cognitive Adaptation of Development Assets According to Requirement Changes
A cognitive engine is coupled to at least one requirements management tool and at least one quality management tool. The cognitive engine is configured to:...
2017/0199809 GRAPHICAL TRANSACTION MODEL
Various techniques for interacting with a test case via a graphical model are disclosed. For example, one method involves displaying a first icon, which...
2017/0199808 DEBUGGING A TRANSACTION IN A REPLICA EXECUTION ENVIRONMENT
A computer-implemented method for debugging a transaction includes receiving a transaction in a transaction management system, where the transaction management...
2017/0199807 SYSTEM AND METHOD FOR AUTOMATIC SOFTWARE DEVELOPMENT KIT CONFIGURATION AND DISTRIBUTION
A developer analytic module executing on an integrated development environment provides location tracing of a software development toolkit and automatic...
2017/0199806 TRANSACTIONAL BOUNDARIES FOR SOFTWARE SYSTEM DEBUGGING
Transaction data is received from an agent instrumented on a first one of a plurality of software components in a system, the transaction data identifying...
2017/0199805 CENTRALIZED DISPATCHING OF APPLICATION ANALYTICS
A method may include, in a computing device comprising at least one processor and a memory, generating at least one information beacon from each of a plurality...
2017/0199804 STACK PATTERN BREAKPOINT IN COBOL
Examples of techniques for setting a stack pattern breakpoint for a COBOL program are disclosed. In one example implementation according to aspects of the...
2017/0199803 DUPLICATE BUG REPORT DETECTION USING MACHINE LEARNING ALGORITHMS AND AUTOMATED FEEDBACK INCORPORATION
Duplicate bug report detection using machine learning algorithms and automated feedback incorporation is disclosed. For each set of bug reports, a...
2017/0199802 STACK PATTERN BREAKPOINT IN COBOL
Examples of techniques for setting a stack pattern breakpoint for a COBOL program are disclosed. In one example implementation according to aspects of the...
2017/0199801 LEVELING STRESS FACTORS AMONG LIKE COMPONENTS IN A SERVER
A method and computer program product for causing a processor to perform the method are provided. The method includes monitoring a plurality of operating...
2017/0199800 SYSTEM AND METHOD FOR COMPREHENSIVE PERFORMANCE AND AVAILABILITY TRACKING USING PASSIVE MONITORING AND...
One or more passive collectors watch a system's real activity confirming normal responses to requests. This passive monitor may have other purposes such as...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.