Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
2017/0293580 SERVER SYSTEM AND DATA ACCESS METHOD USING THE SAME
A server system and a data access method using the same are provided. The server system includes a first server and a second server. The first server includes...
2017/0293579 INFORMATION TRANSMISSION APPARATUS AND INFORMATION TRANSMISSION METHOD
There is provided an information transmission apparatus and an information transmission method for suitably transmitting information on power generation or...
2017/0293578 QoS-CLASS BASED SERVICING OF REQUESTS FOR A SHARED RESOURCE
Systems and methods are directed to managing access to a shared memory. A request received at a memory controller, for access to the shared memory from a...
2017/0293577 MANAGING ACCESS TO PERIPHERAL DEVICES
An example processor-implemented method for accessing peripheral devices with the present disclosure includes establishing connection between a portable...
2017/0293576 USB MULTI-HOST DEVICE, VEHICLE INCLUDING THE USB MULTI-HOST DEVICE AND METHOD FOR CONTROLLING THE USB...
A universal serial bus (USB) multi-host device includes a plurality of upstream ports connected to a first host and a second host, a storage for storing data...
2017/0293575 NON-VOLATILE MEMORY FOR SECURE STORAGE OF AUTHENTICATION DATA
A first non-volatile memory may store first data and a second non-volatile memory may store second data. An authentication component may be coupled with the...
2017/0293574 System and Method for Providing Kernel Intrusion Prevention and Notification
A memory protection module includes comparison logic that has a write-once window CSR that stores a memory address range, and window protection logic. The...
2017/0293573 SYSTEMS AND METHODS FOR RESTRICTING WRITE ACCESS TO NON-VOLATILE MEMORY
A method for restricting write access to a non-volatile memory. The method includes receiving a request to write to a protected location in the non-volatile...
2017/0293572 COMPOSITE FIELD SCALED AFFINE TRANSFORMS-BASED HARDWARE ACCELERATOR
A processing system includes a memory and a cryptographic accelerator operatively coupled to the memory. The cryptographic accelerator performs a split...
2017/0293571 COST-AWARE CACHE REPLACEMENT
Systems and methods relate to cost-aware cache management policies. In a cost-aware least recently used (LRU) replacement policy, temporal locality as well as...
2017/0293570 SYSTEM AND METHODS OF AN EFFICIENT CACHE ALGORITHM IN A HIERARCHICAL STORAGE SYSTEM
An in-memory cache for a computer system having a first storage and a second storage where the first storage is a cache for the second storage, tracks priority...
2017/0293569 WEAR LEVELING IN NON-VOLATILE MEMORIES
Systems and methods for wear leveling in non-volatile memories (NVMs) are illustrated. One such system includes a first non-volatile memory configured to store...
2017/0293568 WEAR LEVELING IN NON-VOLATILE MEMORIES
Systems and methods for wear leveling in non-volatile memories (NVMs) are disclosed. One such system includes a cumulative control state determiner configured...
2017/0293567 PROXY IDENTIFIER FOR DATA ACCESS OPERATION
An apparatus comprises processing circuitry to process data access operations specifying a virtual address of data to be loaded from or stored to a data store,...
2017/0293566 FILTERING WRITE REQUEST SEQUENCES
Technologies are generally described herein to detect non-volatile write request sequences. A write request is received to write to a solid-state device that...
2017/0293565 SELECTIVE BYPASSING OF ALLOCATION IN A CACHE
Systems and methods are directed to selectively bypassing allocation of cache lines in a cache. A bypass predictor table is provided with reuse counters to...
2017/0293564 ADAPTIVE RESIZABLE CACHE/LCM FOR IMPROVED POWER
Systems, apparatuses and methods of adaptively controlling a cache operating voltage are provided that comprise receiving indications of a plurality of cache...
2017/0293563 TECHNIQUES FOR METADATA PROCESSING
Techniques are described for metadata processing that can be used to encode an arbitrary number of security policies for code running on a processor. Metadata...
2017/0293562 Dynamically-Adjusted Host Memory Buffer
Host memory buffer is dynamically adjusted based on performance. As memory pages are accessed, one or more counts of the memory pages are maintained. If the...
2017/0293561 REDUCING MEMORY ACCESS BANDWIDTH BASED ON PREDICTION OF MEMORY REQUEST SIZE
Systems and methods for managing memory access bandwidth include a spatial locality predictor. The spatial locality predictor includes a memory region table...
2017/0293560 METHOD AND APPARATUS FOR PERFORMING MEMORY PREFETCHING
A method and apparatus for performing memory prefetching includes determining whether to initiate prefetching. Upon a determination to initiate prefetching, a...
2017/0293559 EARLY FREEING OF A SNOOP MACHINE OF A DATA PROCESSING SYSTEM PRIOR TO COMPLETION OF SNOOP PROCESSING FOR AN...
In at least one embodiment, a multiprocessor data processing system includes multiple vertical cache hierarchies supporting a plurality of processor cores, a...
2017/0293558 DECREASING THE DATA HANDOFF INTERVAL FOR A RESERVED CACHE LINE BASED ON AN EARLY INDICATION OF A SYSTEMWIDE...
A multiprocessor data processing system includes multiple vertical cache hierarchies supporting a plurality of processor cores, a system memory, and a system...
2017/0293557 DECREASING THE DATA HANDOFF INTERVAL IN A MULTIPROCESSOR DATA PROCESSING SYSTEM BASED ON AN EARLY INDICATION OF...
A multiprocessor data processing system includes multiple vertical cache hierarchies supporting a plurality of processor cores, a system memory, and a system...
2017/0293556 READ DISCARDS IN A PROCESSOR SYSTEM WITH WRITE-BACK CACHES
A system and method provide for a better way of managing a shared memory system. A multiprocessor system includes a first and second CPU, with each CPU having...
2017/0293555 DETERMINING CONTROL STATES FOR ADDRESS MAPPING IN NON-VOLATILE MEMORIES
Systems and methods for determining a cumulative control state for mapping logical block addresses (LBAs) to physical block addresses (PBAs) are disclosed. One...
2017/0293554 HARDWARE-ASSISTED GARBAGE COLLECTION
An example method includes receiving, by a software module that is executed by at least one processor of a computing device, memory write information...
2017/0293553 MEMORY ERASE MANAGEMENT
A device includes a memory and a controller coupled to the memory. The controller is configured to maintain a first address translation table associated with...
2017/0293552 SINGLE COMMAND, MULTIPLE COLUMN-OPERATION MEMORY DEVICE
A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links....
2017/0293551 SEPARATING TEST VERIFICATIONS FROM TEST EXECUTIONS
Example implementations relate to separating verifications from test executions. Some implementations may include a data capture engine that captures data...
2017/0293550 APPARATUS AND METHOD FOR TESTING INTEROPERABILITY OF ROBOT SOFTWARE
Disclosed are an apparatus and method for generating a scenario for testing interoperability of robot software. The apparatus for generating a scenario for...
2017/0293549 SYSTEM AND METHOD FOR TEST GENERATION FROM SOFTWARE SPECIFICATION MODELS THAT CONTAIN NONLINEAR ARITHMETIC...
A computer-implemented system for generating test cases and/or test procedures to verify software having a nonlinear arithmetic constraint over a Real number...
2017/0293548 DETERMINING TEST APPLICATION EFFECTIVENESS
In one example of the disclosure, a graphic user interface is provided and a plurality of factors to be considered by a user in evaluating a test application...
2017/0293547 Redundant Instance Variable Initialization Elision
A compiler, IDE or other code analyzer may determine whether an instance variable declaration assignment is redundant. The code analyzer may also take action...
2017/0293546 AUTOMATED SOFTWARE CODE REVIEW
Code monitoring and optimization may include code being monitored for potential security violations during an active code creation session. The procedure may...
2017/0293545 REDUNDANT CABLE ROUTING MANAGEMENT IN STORAGE SYSTEMS
Utilities (e.g., methods, systems, apparatuses, etc.) for use in automatically identifying improper physical connections in storage networks and recommending...
2017/0293544 DEVICE MAINTENANCE APPARATUS, METHOD FOR MAINTAINING DEVICE, AND STORAGE MEDIUM
A device maintenance apparatus includes a setting operator configured to allow for setting a test pattern, the test pattern being set to define a change of...
2017/0293543 MOBILE PHONE WITH SYSTEM FAILURE PREDICTION USING LONG SHORT-TERM MEMORY NEURAL NETWORKS
Mobile phones and methods for mobile phone failure prediction include receiving respective log files from one or more mobile phone components, including at...
2017/0293542 SYSTEM FAILURE PREDICTION USING LONG SHORT-TERM MEMORY NEURAL NETWORKS
Methods for system failure prediction include clustering log files according to structural log patterns. Feature representations of the log files are...
2017/0293541 SELF-TESTING IN A PROCESSOR CORE
Apparatus and a method for processor core self-testing are disclosed. The apparatus comprises processor core circuitry to perform data processing operations by...
2017/0293540 FAILOVER OF APPLICATION SERVICES
The disclosure is directed to a failover mechanism for failing over an application service, e.g., a messaging service, from servers in a first region to...
2017/0293539 METHOD FOR MIGRATING CPU STATE FROM AN INOPERABLE CORE TO A SPARE CORE
An apparatus is disclosed in which the apparatus may include a plurality of cores, including a first core, a second core and a third core, and circuitry...
2017/0293538 Using Diversity to Provide Redundancy of Virtual Machines
Concepts and technologies are disclosed herein for using diversity to provide redundancy of virtual machines. A server computer that executes an orchestrator...
2017/0293537 MANAGEMENT SYSTEM FOR VIRTUAL MACHINE FAILURE DETECTION AND RECOVERY
A Management system 10 includes: resource pools 11.sub.1-11.sub.4 which act as the hardware components on which multiple virtual machines are running; an...
2017/0293536 DATABASE JOURNALING METHOD AND APPARATUS
Provided is a database journaling method and apparatus for storing a log file in a storing apparatus by performing a lesser number of record commands to...
2017/0293535 SYSTEM AND METHOD FOR BACKING UP DATA
A hash-optimized backup system and method takes data blocks and generates a probabilistically unique digital fingerprint of the content of each data block...
2017/0293534 ASSIGNING STORAGE LOCATIONS BASED ON A GRAPH STRUCTURE OF A WORKLOAD
A method for distributing data among storage devices. The method comprising one or more processors receiving a first graph workload that executes within a...
2017/0293533 DATA PROCESSING METHOD, APPARATUS, AND SYSTEM
Embodiments of the present invention provide a data management technology. An OSD receives a strip write request sent by a client server, where the strip write...
2017/0293532 SYSTEMS AND METHODS FOR PERFORMING DATA REPLICATION
Performing data management operations on replicated data in a computer network. Log entries are generated for data management operations of an application...
2017/0293531 SNAPSHOT BACKUP
In one example, backing up disk array volumes creates a snapshot of a volume of a disk array. Unshared blocks between a previous snapshot and the snapshot are...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.