Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
2019/0042247 INSTRUCTION AND LOGIC FOR PREDICATION AND IMPLICIT DESTINATION
A processor includes a front end to receive an instruction. The processor also includes a core to execute the instruction. The core includes logic to execute a...
2019/0042246 CONVERSION OF UNORM INTEGER VALUES TO FLOATING-POINT VALUES IN LOW POWER
Methods and apparatus relating to conversion of an unsigned normalized (unorm) integer values to floating-point (float) values in low power are described. In...
2019/0042245 SYSTEMS FOR PERFORMING INSTRUCTIONS FOR FAST ELEMENT UNPACKING INTO 2-DIMENSIONAL REGISTERS
Disclosed embodiments relate to instructions for fast element unpacking. In one example, a processor includes fetch circuitry to fetch an instruction whose...
2019/0042244 COMPUTER PROCESSOR FOR HIGHER PRECISION COMPUTATIONS USING A MIXED-PRECISION DECOMPOSITION OF OPERATIONS
Embodiments detailed herein relate to arithmetic operations of float-point values. An exemplary processor includes decoding circuitry to decode an instruction,...
2019/0042243 SYSTEMS, METHODS, AND APPARATUSES UTILIZING AN ELASTIC FLOATING-POINT NUMBER
Systems, apparatuses, and methods utilizing an elastic floating-point encoding format are described. In particular, at least one operand of an instruction is...
2019/0042242 INSTRUCTIONS FOR FUSED MULTIPLY-ADD OPERATIONS WITH VARIABLE PRECISION INPUT OPERANDS
Disclosed embodiments relate to instructions for fused multiply-add (FMA) operations with variable-precision inputs. In one example, a processor to execute an...
2019/0042241 APPARATUS AND METHOD FOR A TENSOR PERMUTATION ENGINE
An apparatus and method for a tensor permutation engine. The TPE may include a read address generation unit (AGU) to generate a plurality of read addresses for...
2019/0042240 System, Apparatus And Method For Providing A Fabric For An Accelerator
In one embodiment, an apparatus includes: an accelerator to execute instructions; an accelerator request decoder coupled to the accelerator to perform a first...
2019/0042239 MANAGING AN ISSUE QUEUE FOR FUSED INSTRUCTIONS AND PAIRED INSTRUCTIONS IN A MICROPROCESSOR
Managing an issue queue for fused instructions and paired instructions in a microprocessor including dispatching a fused instruction to a first entry in a...
2019/0042238 MANAGING AN ISSUE QUEUE FOR FUSED INSTRUCTIONS AND PAIRED INSTRUCTIONS IN A MICROPROCESSOR
Managing an issue queue for fused instructions and paired instructions in a microprocessor including dispatching a fused instruction to a first entry in a...
2019/0042237 MATRIX MULTIPLICATION ACCELERATION OF SPARSE MATRICES USING COLUMN FOLDING AND SQUEEZING
Disclosed embodiments relate to sparse matrix multiplication (SMM) acceleration using column folding and squeezing. In one example, a processor, in response to...
2019/0042236 APPARATUS AND METHOD FOR VECTOR MULTIPLY AND ACCUMULATE OF PACKED BYTES
An apparatus and method for performing multiply-accumulate operations. For example, one embodiment of a processor comprises: a decoder to decode instructions;...
2019/0042235 SYSTEMS AND METHODS FOR COMPUTING DOT PRODUCTS OF NIBBLES IN TWO TILE OPERANDS
Disclosed embodiments relate to computing dot products of nibbles in tile operands. In one example, a processor includes decode circuitry to decode a tile dot...
2019/0042234 TECHNOLOGIES FOR PROVIDING STREAMLINED PROVISIONING OF ACCELERATED FUNCTIONS IN A DISAGGREGATED ARCHITECTURE
Technologies for providing streamlined provisioning of accelerated functions in a disaggregated architecture include a compute sled. The compute sled includes...
2019/0042233 APPLICATION ARCHITECTURE GENERATION
In some examples, application architecture generation may include ascertaining, for a project, an input that includes project information, component...
2019/0042232 TECHNOLOGIES FOR AUTOMATIC COMPILATION OF STORAGE OFFLOADS
Technologies for automatic compilation of storage offloads include a compute device. The compute device further includes a compiler logic unit to analyze a...
2019/0042231 COMPONENT MANAGEMENT PLATFORM
A component management platform includes a component library that stores software components to be incorporated into applications, such as components that have...
2019/0042230 PROCESSOR BASED COMPONENT FIRMWARE UPDATE METHOD AND APPARATUS
Apparatuses, methods and storage mediums associated with updating firmware of a component of a computer platform, are disclosed herein. In some embodiments, a...
2019/0042229 Soc-assisted resilient boot
Systems, apparatuses and methods may provide for technology that assumes, by a root of trust located in a trusted region of a system on chip (SOC), control...
2019/0042228 FIRMWARE UPGRADE METHOD AND APPARATUS
A method and apparatus are disclosed for performing authenticated firmware updates of a fog or IoT device, which happens concurrent with a field update of a...
2019/0042227 METHODS AND APPARATUS FOR PROVIDING OVER-THE-AIR UPDATES TO INTERNET-OF-THINGS SENSOR NODES
Example methods and apparatus for providing over-the-air-updates to IoT sensor nodes are disclosed herein. An example unmanned aerial vehicle includes an...
2019/0042226 METHOD AND SYSTEM FOR MULTI-LEVEL CONTENT PLATFORM
The present teaching relates to a multi-level content platform. In one example, an interface corresponding to an application eco-space is presented to a user....
2019/0042225 POST-COMPILE CACHE BLOCKING ANALYZER
An embodiment of a semiconductor package apparatus may include technology to identify a nested loop in a set of executable instructions, and determine at...
2019/0042224 METHODS AND APPARATUS TO IMPROVE OPTIMIZING LOOPS WITH PREDICTABLE RECURRING MEMORY READS
Methods, apparatus, systems, and articles of manufacture are disclosed to improve loop optimization with predictable recurring memory reads (PRMRs). An example...
2019/0042223 LATENCY MEASUREMENT TECHNOLOGY
Systems, apparatuses and methods may provide for technology that receives compiled code and identifies a plurality of blocks in the compiled code. Instrumented...
2019/0042222 Method and Apparatus for Supporting Programmatic Control of a Compiler for Generating High-Performance Spatial...
A method for designing a system on a target device includes generating an intermediate representation of the system from a functional specification of a...
2019/0042221 COMPILER TRANSFORMATION WITH LOOP AND DATA PARTITIONING
Logic may transform a target code to partition data automatically and/or autonomously based on a memory constraint associated with a resource such as a target...
2019/0042220 RUNTIME STRUCT FIELDS SIZE REDUCTION
An embodiment of a semiconductor package apparatus may include technology to identify a field of a data structure as a candidate for a size reduction, perform...
2019/0042219 TECHNIQUES FOR COMPILER SHELTERED NON-VOLATILE MEMORY STORES
Various embodiments are generally directed to techniques for compiler sheltered nonvolatile memory (NVM) stores, such as based on demarcated atomic persistence...
2019/0042218 SEQUENCE OPTIMIZATIONS IN A HIGH-PERFORMANCE COMPUTING ENVIRONMENT
Embodiments are directed to techniques to determine dataflow graph instructions comprising one or more pick/switch instruction pairs and generate a reverse...
2019/0042217 METHODS AND APPARATUS TO COMPILE CODE TO GENERATE DATA FLOW CODE
Methods, apparatus, systems and articles of manufacture to compiler compile code to generate dataflow code are described. An example compiler apparatus...
2019/0042216 METHODS AND APPARATUS TO CONVERT A NON-SERIES-PARALLEL CONTROL FLOW GRAPH TO DATA FLOW
Methods and apparatus to convert a non-series-parallel control flow graph to data flow. An example apparatus includes a node analyzer to detect a ...
2019/0042215 TEMPLATE EXPRESSIONS FOR CONSTRAINT-BASED SYSTEMS
Technologies are provided for creating and using template constraint expressions in constraint-based systems. Template constraint expressions can be created...
2019/0042214 MULTISTATE DEVELOPMENT WORKFLOW FOR GENERATING A CUSTOM INSTRUCTION SET RECONFIGURABLE PROCESSOR
Systems and methods which implement workflows for providing reconfigurable processor core algorithms operable with associated capabilities using description...
2019/0042213 METHODS, SYSTEMS, AND COMPUTER PROGRAM PRODUCTS FOR WEB BROWSING
In one embodiment, a computer-implemented method is provided, comprising: developing at least a portion of a particular application that is configured to be...
2019/0042212 Generating Semi-Automated Visual Analytics Solutions
Methods, systems, and computer program products for generating semi-automated visual analytics solutions are provided herein. A computer-implemented method...
2019/0042211 EXPRESSIVE GENERIC MODEL TECHNOLOGY
Various of the disclosed embodiments concern systems and methods for constructing enterprise applications. A universal Smart Enterprise Information platform...
2019/0042210 PROGRAM PREDICTOR
A computer program predictor is described which has a processor configured to access a program attribute predictor; and a memory storing a search component...
2019/0042209 SYSTEM TO COORDINATE SOURCE CODE MODULE CHANGES
A source code repository data store may contain source code module components, and a communication interface may support user displays at remote developer...
2019/0042208 ANALYZING OBJECTS FROM A GRAPHICAL INTERFACE FOR STANDARDS VERIFICATION
A method of analyzing graphical user interface (GUI) objects. The method can include dynamically scanning attributes assigned to various GUI objects assigned...
2019/0042207 CONFIGURATION MODEL PARSING FOR CONSTRAINT-BASED SYSTEMS
Technologies are provided for creating and using template constraint expressions in constraint-based systems. Template constraint expressions can be created...
2019/0042206 INTEGRATION APPLICATION CREATOR DESIGN
Application generation and integration application generation methods are disclosed. An application generation function includes automatically providing a set...
2019/0042205 SEAMLESS INTEGRATION OF COMPUTER AND HUMAN GENERATED CODE
The systems and methods disclosed here allow for repeated use of the code generator, and continued integration and development of computer generated code and...
2019/0042204 SYSTEMS AND METHODS FOR INTEGRATION OF CARRIER-BASED SMS AND VOICE FUNCTIONALITY WITHIN API PLATFORM
Systems and methods for integration of carrier-based service functionality with API-based functionality emanating from a single service provider or service...
2019/0042203 Real-time personalization product tracking B2B/B2C
The present invention provides a method for personalizing content and functionality in computer application. The method comprising the steps of: Learning user...
2019/0042202 SYSTEMS AND METHODS FOR PERFORMING INSTRUCTIONS TO TRANSPOSE RECTANGULAR TILES
Disclosed embodiments relate to systems and methods for performing instructions to transpose rectangular tiles. In one example, a processor includes fetch...
2019/0042201 DEVICE AND METHOD FOR GENERATING RANDOM NUMBERS
The invention relates to a device for generating random numbers, comprising a pair of memristors. The pair of memristors comprises a first and a second...
2019/0042200 Continuous Carry-Chain Packing
The present disclosure relates generally to techniques for enhancing packing density of carry-chains implemented on an integrated circuit. In particular, a...
2019/0042198 METHODS FOR USING A MULTIPLIER TO SUPPORT MULTIPLE SUB-MULTIPLICATION OPERATIONS
Integrated circuits with digital signal processing (DSP) blocks are provided. A DSP block may include one or more large multiplier circuits. A large multiplier...
2019/0042197 Programmable-Logic-Directed Multiplier Mapping
The present disclosure relates generally to techniques for enhancing multipliers implemented on an integrated circuit. In particular, by refactoring arithmetic...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.