Searching:
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-8,140,764 |
System for reconfiguring cache memory having an access bit associated with
a sector of a lower-level cache... A method for reconfiguring a cache memory is provided. The method in one aspect may include analyzing one or more characteristics of an execution entity... |
| US-8,140,763 |
Techniques for managing data in a write cache of a storage controller A technique for limiting an amount of write data stored in a cache memory includes determining a usable region of a non-volatile storage (NVS), determining an... |
| US-8,140,762 |
System to reduce drive overhead using a mirrored cache volume in a storage
array A system comprising a host, a solid state device, and an abstract layer. The host may be configured to generate a plurality of input/output (IO) requests. The... |
| US-8,140,761 |
Event tracking hardware An event tracking hardware engine having N (.gtoreq.2) caches is invoked when an event of interest occurs, using a corresponding key. The event tracking engine... |
| US-8,140,760 |
I-cache line use history based done bit based on successful prefetchable
counter A method of providing history based done logic for a I-cache includes receiving an I-cache line in an L2 cache; determining if the I-cache line is... |
| US-8,140,759 |
Specifying an access hint for prefetching partial cache block data in a
cache hierarchy A system and method for specifying an access hint for prefetching only a subsection of cache block data, for more efficient system interconnect usage by the... |
| US-8,140,758 |
Data reorganization in non-uniform cache access caches Embodiments that dynamically reorganize data of cache lines in non-uniform cache access (NUCA) caches are contemplated. Various embodiments comprise a computing... |
| US-8,140,757 |
Network acceleration and long-distance pattern detection using improved
caching and disk mapping A compression device recognizes patterns of data and compressing the data, and sends the compressed data to a decompression device that identifies a cached... |
| US-8,140,756 |
Information handling system with immediate scheduling of load operations
and fine-grained access to cache memory An information handling system (IHS) includes a processor with a cache memory system. The processor includes a processor core with an L1 cache memory that... |
| US-8,140,755 |
Computer system and process for transferring multiple high bandwidth
streams of data between multiple storage... Multiple applications request data from multiple storage units over a computer network. The data is divided into segments and each segment is distributed... |
| US-8,140,754 |
Methods and apparatus for managing HDD's spin-down and spin-up in tiered
storage systems A storage system is configured as tiered storage (composed of top tier storage apparatuses and second tier storage apparatus at least). The top tire storage... |
| US-8,140,753 |
Method and system for rebuilding data in a distributed RAID system Embodiments of the systems and methods disclosed provide a distributed RAID system comprising a set of data banks. More particularly, in certain embodiments of... |
| US-8,140,752 |
Method of executing a background task and an array controller The present invention provides a method of executing a background task on an array of data storage devices, the method comprising recording information about... |
| US-8,140,751 |
Power-aware redundant array of independent disks (PARAID) and related
methods A system defining a power-aware redundant array of identical disks (PARAID) is provided. The PARAID includes multiple data-storing disks that store multiple... |
| US-8,140,750 |
Monitoring performance of a storage area network A performance monitor reports SAN performance so that issues within the SAN are not masked from the client. Accesses to the SAN may be grouped into the... |
| US-8,140,749 |
Storage control apparatus with memory backup device In a storage control apparatus provided therein with a battery-backed-up memory device being a combination of a cache memory of a storage device and a system... |
| US-8,140,748 |
IT automation appliance imaging system and method A system, method, and computer program product for harvesting an image from a local disk of a managed endpoint to an image library is provided. In an embodiment... |
| US-8,140,747 |
Operating method for a memory subsystem and devices for executing the
operating method A memory subsystem has at least one first mass memory with a solid-state memory medium, at least one second mass memory with a moving read/write head or moving... |
| US-8,140,746 |
Intelligent memory data management Systems and/or methods that facilitate data management on a memory device are presented. A data management component can log and tag data creating data tags.... |
| US-8,140,745 |
Data retrieval methods Embodiments of methods and systems for controlling access to information stored on memory or data storage devices are disclosed. In various embodiments, methods... |
| US-8,140,744 |
Method and system for increasing data storage reliability and efficiency
via compression A method and a system is provided for increasing reliability of data stored in storage segments by increasing redundancy data and by permitting user data to fit... |
| US-8,140,743 |
Semiconductor memory device and method for operating semiconductor memory
device A semiconductor memory device includes a memory array section configured to serve as an information storage area and an interface section configured to... |
| US-8,140,742 |
System for accessing non volatile memory Accessing a non-volatile memory array is described, including receiving a first data and a memory address associated with the first data, writing the first data... |
| US-8,140,741 |
Semiconductor storage device and control method thereof According to one embodiment, a semiconductor storage device comprises a main memory, a request issue module, a delay module, and an access module. The main... |
| US-8,140,740 |
Data defragmentation of solid-state memory A method and apparatus for improving the performance of a computer system having a solid-state (flash) memory device as the main system memory. After weeks or... |
| US-8,140,739 |
Flash memory based storage devices utilizing magnetoresistive random
access memory (MRAM) to store files having... A flash memory based storage device may utilize magnetoresistive random access memory (MRAM) as at least one of a device memory, a buffer, or high write volume... |
| US-8,140,738 |
Flash memory interface device A memory interface module provides interfacing between a host processor with multiple flash memories and parallel interfaces of varying protocols. The interface... |
| US-8,140,737 |
Method for enhancing life cycle of memory A hierarchical mechanism for preventing concentrated wear on single physical block or a specific set of physical blocks in the physical memory is proposed. The... |
| US-8,140,736 |
Data management apparatus, data management method, and program A data management apparatus for managing data stored in a predetermined storage area includes a reader configured to communicate with a plurality of objects... |
| US-8,140,735 |
Techniques for dynamic disk personalization Techniques for dynamic disk personalization are provided. A virtual image that is used to create an instance of a virtual machine (VM) is altered so that disk... |
| US-8,140,734 |
Asynchronous/synchronous switching of console devices and peripheral
devices A signal switch for sharing a video monitor, a plurality of console devices compliant with an industry standard and one or more than one peripheral device in... |
| US-8,140,733 |
Secure external computer hub Secure external hubs for coupling peripheral devices to host computers are disclosed. Each peripheral device includes device identification (ID). Peripheral... |
| US-8,140,732 |
Cabin telecommunication unit A cabin telecommunications unit that provides combined telephone and entertainment/information services onboard an aircraft. The includes a central data bus for... |
| US-8,140,731 |
System for data processing using a multi-tiered full-graph interconnect
architecture A system is provided for implementing a multi-tiered full-graph interconnect architecture. In order to implement a multi-tiered full-graph interconnect... |
| US-8,140,730 |
System reconfiguration of expansion cards A method and computer program product for improving or optimizing the configuration of expansion cards and expansion card slots in a computer system. The slot... |
| US-8,140,729 |
Method and apparatus for arbitration on a full-duplex bus using dual
phases A method and apparatus for arbitrating on a high performance serial bus is disclosed. The invention provides for a plurality of arbitration phases and an... |
| US-8,140,728 |
Data packet arbitration system A data packet arbitration system for routing data transfers from a plurality of clients to a data transmission line is described. The system includes multiple... |
| US-8,140,727 |
Bus arbitration apparatus and method A bus arbitration apparatus according to this invention appropriately arbitrates bus rights of use between a plurality of masters and a plurality of slaves so... |
| US-8,140,726 |
Single wire transmission interface and method for the same The present invention discloses a single wire transmission interface comprising: a signal detection circuit detecting level switchings of a transmission signal... |
| US-8,140,725 |
Management system for using host and storage controller port information
to configure paths between a host and... Provided is an article of manufacture, system and method for a management system for using host and storage controller port information to configure paths... |
| US-8,140,724 |
SATA pass through port A hybrid controller and a method for coupling a plurality of host and memory devices with a hybrid controller are provided. In one embodiment, a hybrid... |
| US-8,140,723 |
Digital I/O signal scheduler An apparatus and method of scheduling signals. In one embodiment, the method includes a first circuit receiving a first plurality of reference values. The first... |
| US-8,140,722 |
Mobile terminal, character conversion apparatus, character conversion
process, computer program, and computer... A character conversion apparatus makes a predictive search of a conversion database for conversion candidates on the basis of one or more characters inputted by... |
| US-8,140,721 |
System and method for starting a buffer pool For an information retrieval system coupled to a buffer pool maintaining a plurality of pages of recently accessed information for subsequent re-access, a... |
| US-8,140,720 |
Method of setting communication path in storage system, and management
apparatus therefor In a storage system having a plurality of storage apparatuses, each of the storage apparatuses stores therein a coupling mode that is information indicative of... |
| US-8,140,719 |
Dis-aggregated and distributed data-center architecture using a direct
interconnect fabric A data center has several dis-aggregated data clusters that connect to the Internet through a firewall and load-balancer. Each dis-aggregated data cluster has... |
| US-8,140,718 |
Status notifications A status notification method includes providing a forwarding manager for a status notification. The forwarding manager enables the status notification to be... |
| US-8,140,717 |
Controlling access to physical indicators in a logically partitioned
computer system A low-level logical partitioning function associates partitions, partitionable entities, and location codes. Partitionable entities are hardware components, not... |
| US-8,140,716 |
Method and system for implementing automatic installation of key device The invention discloses a method and system for implementing automatic installation of a key device, and relates to the field of smart card. The method includes... |
| US-8,140,715 |
Virtual media input device A virtual media device is described for processing one or more input signals from one or more physical media input devices, to thereby generate an output signal... |
Copyright 2008−2013 Patents.com
