At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Semiconductor device and manufacturing method thereof
A semiconductor device includes a semiconductor region, a first electrode provided on the semiconductor region, a second electrode provided on the semiconductor...
Trench IGBT with tub-shaped floating P-well and hole drains to P-body
A trench IGBT has a gate electrode disposed in a trench. A tub-shaped floating P-well is disposed on one side of the trench. The tub-shaped floating P-well has...
Semiconductor device, and manufacturing method for same
The present invention is directed to a semiconductor device including a semiconductor chip formed with an SiC-IGBT including an SiC semiconductor layer, a first...
Diodes and methods of manufacturing diodes
Diodes and methods of manufacturing diodes are disclosed. In some examples, the diodes may include a cathode assembly. The cathode assembly may include a...
Junctionless tunnel fet with metal-insulator transition material
Embodiments of the present disclosure provide an integrated circuit (IC) structure, which can include: a doped semiconductor layer having a substantially...
Tunnel field-effect transistor
A tunnel field-effect transistor (TFET) device is provided comprising a semiconductor substrate and a fin structure disposed thereon. The fin structure...
Semiconductor device and manufacturing method thereof
An object is to provide a thin film transistor using an oxide semiconductor layer, in which contact resistance between the oxide semiconductor layer and source...
Method for manufacturing fin structure
A method for manufacturing a fin structure is provided. A method according to an embodiment may include: forming a patterned pattern transfer layer on a...
Multi-fin FINFET device including epitaxial growth barrier on outside
surfaces of outermost fins and related...
A multi-fin FINFET device may include a substrate and a plurality of semiconductor fins extending upwardly from the substrate and being spaced apart along the...
Method for reducing contact resistance in MOS
A method for growing a III-V semiconductor structure on a Si.sub.nGe.sub.1-n substrate, wherein n is from 0 to 1 is provided. The method includes the steps of:...
Semiconductor device and method for fabricating the same
A semiconductor device comprises a substrate, a gate structure and a gate spacer. The substrate has a semiconductor fin protruding from a surface of the...
Semiconductor structure and method for manufacturing the same
One embodiment of present invention provides a method for manufacturing a semiconductor structure, which comprises: forming a gate stack on a semiconductor...
Method for fabricating vertically stacked nanowires for semiconductor
Embodiments of the present disclosure provide methods for forming nanowire structures with desired materials for three dimensional (3D) stacking of fin field...
Non-planar transistors and methods of fabrication thereof
The present description relates to the formation source/drain structures within non-planar transistors, wherein fin spacers are removed from the non-planar...
Method for processing substrate and method for fabricating apparatus
A method for processing a substrate, the substrate comprising an organic film pattern, the method comprising: a fusion/deformation step of fusing said organic...
Semiconductor device and method of manufacturing the same
A semiconductor device is provided. The semiconductor device includes a semiconductor substrate, a P-well and an N-well disposed in the semiconductor substrate,...
Stress modulation in field effect transistors in reducing contact
resistance and increasing charge carrier mobility
Field-effect transistor and method of fabrication are provided for, for instance, providing a gate structure disposed over a substrate. The fabricating method...
Method to reduce parasitic gate capacitance and structure for same
Disclosed are methods of forming a semiconductor structure comprising forming, on a supporting substrate, a plurality of composite structures, each comprising...
Multi-layer spacer used in finFET
A method of forming spacers and the resulting fin-shaped field effect transistors are provided. Embodiments include forming a silicon (Si) fin over a substrate;...
Method for fabricating a metal gate electrode
Exemplary methods for fabricating a metal gate electrode include forming a dielectric layer on a substrate, and forming a first trench having a first width and...
Method of fabricating spacers in a strained semiconductor device
The present disclosure provides a method for fabricating a semiconductor device that includes forming a gate stack over a silicon substrate, forming dummy...
Tuning strain in semiconductor devices
A Fin Field-Effect Transistor (FinFET) includes a semiconductor layer over a substrate, wherein the semiconductor layer forms a channel of the FinFET. A first...
Replacement metal gate dielectric cap
A method for manufacturing a field effect transistor includes chelating a molecular mask to a replacement metal gate in a field effect transistor. The method...
Metal oxide semiconductor having epitaxial source drain regions and a
method of manufacturing same using dummy...
A method of manufacturing a transistor by which sufficient stress can be applied to a channel region within allowable ranges of concentrations of Ge and C in a...
Method for manufacturing dummy gate in gate-last process and dummy gate in
A method for manufacturing a dummy gate in a gate-last process and a dummy gate in a gate-last process are provided. The method includes: providing a...
Semiconductor device including a gate electrode on a protruding group
III-V material layer and method of...
A semiconductor device including a group III-V barrier and a method of manufacturing the semiconductor device, the semiconductor device including: a substrate,...
Method of forming a high electron mobility transistor
A method of forming a high electron mobility transistor (HEMT) includes forming a second III-V compound layer on a first III-V compound layer, forming a source...
Termination for SiC trench devices
A silicon carbide device has a termination region that includes a mesa region that links the termination region to an active area of the device and that...
Trenched gate with sidewall airgap spacer
A method for fabricating a semiconductor device may include receiving a device substrate comprising a channel layer and a source or drain layer, forming a gate...
Interconnect structures and fabrication method thereof
An interconnect structure is provided. The interconnect structure includes a substrate; and at least a first interconnect component having a first contact...
Semiconductor structure and manufacturing method thereof
The present invention provides a semiconductor structure, which includes a substrate, at least two gate structures disposed on the substrate, a first recess,...
Low resistance polysilicon strap
A low resistance polysilicon (poly) structure includes a first poly coupled to a substrate and having a sidewall. A second poly is separated from the sidewall...
Bipolar junction transistor formed on fin structures
A Bipolar Junction Transistor (BJT) includes an elongated collector line, an elongated emitter line parallel to the collector line, and an elongated base line...
Recessed contact to semiconductor nanowires
A semiconductor nanowire device includes at least one semiconductor nanowire having a bottom surface and a top surface, an insulating material which surrounds...
Lateral devices containing permanent charge
A lateral device includes a gate region connected to a drain region by a drift layer. An insulation region adjoins the drift layer between the gate region and...
Devices, components and methods combining trench field plates with
immobile electrostatic charge
N-channel power semiconductor devices in which an insulated field plate is coupled to the drift region, and immobile electrostatic charge is also present at the...
Semiconductor structures having a gate field plate and methods for forming
A field effect transistor structure having a semiconductor having a source region, a drain region, and a gate contact region disposed between the source region...
Source/drain profile engineering for enhanced p-MOSFET
P-type metal-oxide semiconductor field-effect transistors (pMOSFET's), semiconductor devices comprising the pMOSFET's, and methods of forming pMOSFET's are...
Reusable substrate bases, semiconductor devices using such reusable
substrate bases, and methods for making the...
Reusable substrate bases for producing multilayer semiconductor devices are provided, as well as free-standing semiconductor devices and reusable substrate...
Semiconductor device with recombination region
A semiconductor device includes a pn junction between a drift zone and a charge-carrier transfer region in a semiconductor body. An access channel provides a...
Low defect relaxed SiGe/strained Si structures on implant anneal
buffer/strain relaxed buffer layers with...
A method provides a substrate having a top surface; forming a first semiconductor layer on the top surface, the first semiconductor layer having a first unit...
Floating body memory with asymmetric channel
A semiconductor structure and formation thereof. The semiconductor structure has a fin of a first semiconductor material. The fin has a first side surface...
Semiconductor devices including protruding insulation portions between
A semiconductor device can include a field insulation layer including a planar major surface extending in first and second orthogonal directions and a...
Bipolar junction transistor
A bipolar junction transistor (BJT) is formed in a thin (less than about 20 nanometers) segment of a semiconductive material such as silicon where a lower...
Wafer substrate removal
A semiconductor device is formed on a semiconductor substrate, including a primary portion of the substrate. An active component of the semiconductor device is...
Non-planar semiconductor device with aspect ratio trapping
As disclosed herein, a semiconductor device with aspect ratio trapping including, a bulk substrate, a plurality of isolation pillars formed on the bulk...
Integrated RF front end system
Systems and methods are disclosed for integrating functional components of front-end modules for wireless radios. Front-end modules disclosed may be dual-band...
Semiconductor device and method for fabricating the same
A semiconductor device and a method of fabricating the same include a semiconductor substrate, a high-k dielectric pattern and a metal-containing pattern...
Integrated circuit comprising at least an integrated antenna
An integrated circuit on a substrate including at least one peripheral portion that surrounds an active area and is realized close to at least one scribe line...
Composite reconstituted wafer structures
A reconstituted electronic device comprising at least one die and at least one passive component. A functional material is incorporated in the substrate of the...