Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,460,061 Print system, print server, control method, and storage medium
A webpage print server transmits script to a client terminal that has run a bookmarklet, and the client terminal that has run the script transmits an HTML of a...
US-9,460,060 System and method for managing dynamic document references
Document fragments are managed by the use of fragment objects. Fragment objects contain a reference to a portion of a source document. Source document deletion...
US-9,460,059 Method and apparatus for visualizing the underlying structure of a document using an interactive viewport overlay
A method and apparatus for visualizing the underlying structure of a document using an interactive viewport overlay is disclosed. The method comprises accessing...
US-9,460,058 Operating system support for location cards
Innovations in the area of presentation of location-related actions and location information are presented. For example, an application calls an operating...
US-9,460,057 Theme-based media content generation system and method
A computerized system and method are presented that creates implicit content on a mobile device by monitoring and recording input from sensors on the device....
US-9,460,056 Dynamic image layout for personalized packages
A method of determining a layout of a structural document may include receiving a plurality of images, determining a design associated with a structural...
US-9,460,055 Computing polychoric and polyserial correlations between random variables using norta
Polychoric correlations between two discrete random variables and polyserial correlations between a discrete random variable and a continuous random variable...
US-9,460,054 Method for detecting electromagnetic property of oriented silicon steel
A method for detecting electromagnetic property of oriented silicon steel, the method comprises: measuring Euler angles of each of crystal grains in a specimen...
US-9,460,053 Depth-first search for target value problems
A model-based control system for controlling a production system is disclosed. The production system provides jobs and objectives to the model-based control...
US-9,460,052 Signal reconstruction using total-variation primal-dual hybrid gradient (TV-PDHG) algorithm
A mechanism for reconstructing a signal (e.g., an image) based on a vector s, which includes measurements of the signal. The measurements have been acquired...
US-9,460,051 Method for utilization calculation on equipment including independent component
Embodiments relate to a method of monitoring an asset including an independent component, the method including: receiving at an electronic device data related...
US-9,460,050 Race progress apparatus
A portable unit usable by a person when carrying out an exercise. The unit is programmable with details of a virtual athlete and their performance in a specific...
US-9,460,049 Dynamic formation of symmetric multi-processor (SMP) domains
Symmetric multi-processor (SMP) nodes are dynamically configured via SMP sockets that use SMP optically-connected switches to dynamically connect SMP...
US-9,460,048 Methods and apparatus for creating and executing a packet of instructions organized according to data...
A method and apparatus for creating and executing a packet of chained instructions in a processor. A first instruction specifies a first operand is to be...
US-9,460,047 Estimating the time until a reply email will be received using a recipient behavior model
A method is provided in an email communication system having at least a processor. The method includes generating an estimate of a receipt time of a reply email...
US-9,460,046 Common computer hierarchal system for virtualization of network function
A computer chassis for a telecommunications system, the chassis comprising a first chassis management blade comprising a chassis management application, a...
US-9,460,045 Apparatus for real-time management of the performance of security components of a network system
An apparatus for real-time management of a plurality of security components (SCs) connected to a network. The apparatus comprises a network interface for...
US-9,460,044 Formula calculation method and electronic device therefor
A method for calculating a formula included in text in an electronic device includes detecting the text, detecting at least one formula included in the detected...
US-9,460,043 Flash drive with transforming mechanism
A flash drive includes a storage module, a switching module, and a transforming mechanism. The storage module has a storage unit and a first interface...
US-9,460,042 Backplane controller to arbitrate multiplexing of communication
A backplane controller to couple to a carrier interface and a plurality of host controllers of different types. The backplane controller is to identify a host...
US-9,460,041 Methods and apparatus for bridged data transmission and protocol translation in a high-speed serialized data system
An apparatus for transmitting data across a high-speed serial bus includes an IEEE 802.3-compliant PHY having a GMII interface; an IEEE 1394-compliant PHY in...
US-9,460,040 Method, device and system for aggregation of shared address devices
Techniques and mechanisms for managing resources of an aggregate device which spans multiple physical devices of a computer platform. In an embodiment, an...
US-9,460,039 PCI express fabric routing for a fully-connected mesh topology
A PCIe Fabric that includes an IO tier switch, hub tier switches, and a target device connected to one of the hub tier switches. The IO tier switch is...
US-9,460,038 Multi-core microprocessor internal bypass bus
Microprocessors with multi-core dies that include bypass buses are provided. Each microprocessor comprises a plurality of physical pins for coupling the...
US-9,460,037 Flexible mobile device connectivity to automotive systems with USB hubs
A system which is configured to enable a vehicle's embedded USB Host system to connect to multiple mobile devices through a USB Hub, regardless of whether the...
US-9,460,036 Controlling bus access priority in a real-time computer system
In a real-time application, one or more computational tasks execute according to a time schedule and use input data from input devices and/or output data from...
US-9,460,035 Method for operating a slave node of a digital bus system
A method for operating a slave node of a digital bus system is described. The slave node comprises two sending and receiving devices. In the bus system, an...
US-9,460,034 Structured block transfer module, system architecture, and method for transferring
Structured block transfer module, system architecture, and method for transferring content or data. Circuit allowing content in one memory to be shifted, moved,...
US-9,460,033 Apparatus and method for interrupt collecting and reporting status and delivery information
A method and a system embodying the method for interrupt collecting an reporting, comprising: storing for each of at least one interrupt a status indicator, an...
US-9,460,032 Apparatus and method for processing an interrupt
Provided are an apparatus and method for processing an interrupt. The apparatus includes a plurality of processing cores that are each configured to process an...
US-9,460,031 Full bandwidth packet handling with server systems including offload processors
A distributed system server system for providing network overlay services is disclosed. The system can include at least two servers; and a plurality of offload...
US-9,460,030 Host device and slave device controlling method
A host device is provided, which includes a network communication unit connected to network; a local communication unit locally connected to a slave device; a...
US-9,460,029 Pressure sensitive keys
Pressure sensitive key techniques are described. In one or more implementations, a device includes at least one pressure sensitive key having a flexible contact...
US-9,460,028 Non-disruptive and minimally disruptive data migration in active-active clusters
Data migration is performed in a cluster of host computers each using a mechanism associating data with a source LUN. During a synchronization operation the...
US-9,460,027 Digital rights management system
Disclosed herein is a digital rights management system that includes a storage module that stores a usage right for digital content in a tamper-resistant...
US-9,460,026 Application-supervised access to managed content
Application supervised access to managed content is disclosed. In some embodiments, a free form ACL is defined to delegate to one or more users and/or groups of...
US-9,460,025 Maintaining a separate LRU linked list for each thread for multi-threaded access
Exemplary methods for minimizing contention among multiple threads include maintaining a plurality of linked lists of elements, each linked list corresponding...
US-9,460,024 Latency reduction for direct memory access operations involving address translation
Latency reduction for direct memory access operations involving address translation is disclosed. Example methods disclosed herein to perform direct memory...
US-9,460,023 Storing a system-absolute address (SAA) in a first level translation look-aside buffer (TLB)
Embodiments relate to a method, system and computer program product for storing a system-absolute address (SAA) in a first level look-aside buffer (TLB). In one...
US-9,460,022 Mechanism for facilitating dynamic and efficient management of translation buffer prefetching in software...
A mechanism is described for facilitating dynamic and efficient binary translation-based translation lookaside buffer prefetching according to one embodiment. A...
US-9,460,021 System including hierarchical memory modules having different types of integrated circuit memory devices
Volatile memory devices corresponding to a first memory hierarchy may be on a first memory module that is coupled to a memory controller by a first signal path....
US-9,460,020 Diagnostics for transactional execution errors in reliable transactions
Gathering diagnostics during a transactional execution in a transactional memory environment, a transactional memory environment for performing transactional...
US-9,460,019 Sending packets using optimized PIO write sequences without SFENCEs
Method and apparatus for sending packets using optimized PIO write sequences without sfences. Sequences of Programmed Input/Output (PIO) write instructions to...
US-9,460,018 Method and apparatus for tracking extra data permissions in an instruction cache
Systems and methods are disclosed for maintaining an instruction cache including extended cache lines and page attributes for main cache line portions of the...
US-9,460,017 Methods and systems for efficient cache mirroring
Systems, methods, and storage mediums storing executable instructions are disclosed for providing efficient cache mirroring, particularly in a distributed...
US-9,460,016 Cache way prediction
In an example, a system and method are provided for predicting in which way a requested memory address is most likely to be held in a multi-way cache, based on...
US-9,460,015 Storage system
A storage system in an embodiment of this invention comprises a non-volatile storage area for storing write data from a host, a cache area capable of...
US-9,460,014 Sharing local cache from a failover node
Sharing local cache from a failover node, including: determining, by a managing compute node, whether a first compute node and a second compute node each have a...
US-9,460,013 Method and system for removal of a cache agent
A method for removal of an offlining cache agent, including: initiating an offlining of the offlining cache agent from communicating with a plurality of...
US-9,460,012 Fusible and reconfigurable cache architecture
A reconfigurable cache architecture is provided. In processor design, as the density of on-chip components increases, a quantity and complexity of processing...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.