Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching:





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,536,825 Semiconductor device and method for fabricating the same
A semiconductor device and a method of fabricating the same are provided. The semiconductor device includes a substrate including a first region and a second...
US-9,536,824 Dual sided circuit for surface mounting
A method of forming an integrated circuit, including providing a first substrate layer having a center piece and two side pieces on opposite sides of the center...
US-9,536,823 Conductive structures, systems and devices including conductive structures and related methods
Conductive structures include a plurality of conductive steps and a contact extending at least partially therethrough in communication with at least one of the...
US-9,536,822 Drawn dummy FeCAP, via and metal structures
An integrated circuit containing hydrogen permeable dummy vias configured in a linear or rectangular array and symmetrically positioned over a component in the...
US-9,536,821 Semiconductor integrated circuit device having protective split at peripheral area of bonding pad and method of...
In manufacturing an LSI, or semiconductor integrated circuit device, the step of assembling device (such as resin sealing step) is normally followed by a...
US-9,536,820 Power distribution network
An improved power distribution network for an integrated circuit package that reduces the number of power supply pins that are used in the pin array and...
US-9,536,819 Transparent substrate having nano pattern and method of manufacturing the same
Provided are a transparent substrate having a nano pattern, and a method of manufacturing the same, which enables the nano pattern to be easily formed on the...
US-9,536,818 Semiconductor package and method of forming the same
A method of a semiconductor package includes providing a substrate having a conductive trace coated with an organic solderability preservative (OSP) layer,...
US-9,536,817 Electronic devices and methods of manufacturing electronic devices
Disclosed are a foldable and spreadable electronic device and a method of manufacturing the electronic device. The electronic device may include a flexible...
US-9,536,816 Encapsulated electronic chip device with mounting provision and externally accessible electric connection structure
An electronic device comprising a carrier having a mounting surface, at least one electronic chip mounted on the mounting surface, at least one electric...
US-9,536,815 Semiconductor socket with direct selective metalization
A semiconductor socket including a substrate with a plurality of through holes extending from a first surface to a second surface. A conductive structure is...
US-9,536,814 Die stacking apparatus and method
Embodiments of a die stacking apparatus are provided. The die stacking apparatus includes a storage device configured to contain a top wafer and an interposer...
US-9,536,813 Semiconductor device
A semiconductor device includes: a semiconductor chip, and a lead frame. The semiconductor chip is mounted over a die pad. Four suspension leads are connected...
US-9,536,812 Cavity package with pre-molded cavity leadframe
A cavity package is disclosed comprising a metal leadframe, a metal ring connected to the metal leadframe, a plastic body molded to the metal leadframe forming...
US-9,536,811 Semiconductor die contact structure and method
A system and method for forming a semiconductor die contact structure is disclosed. An embodiment comprises a top level metal contact, such as copper, with a...
US-9,536,810 Flat pad structure for integrating complementary metal-oxide-semiconductor (CMOS) image sensor processes
A pad structure for a complementary metal-oxide-semiconductor (CMOS) image sensor is provided. A semiconductor substrate is arranged over a back end of line...
US-9,536,809 Combination of TSV and back side wiring in 3D integration
The embodiments of the present invention relate generally to the fabrication of integrated circuits, and more particularly to a structure and method for...
US-9,536,808 Photo pattern method to increase via etching rate
Semiconductor devices are provided having large vias, such as under bonding pads, to increase the via open area ratio, increase the via etching rate, and avoid...
US-9,536,807 Stack package and semiconductor integrated circuit device including a variable voltage
A stack package may include a first chip, a second chip, a through silicon via (TSV) and an interface circuit unit. The first chip may include a first internal...
US-9,536,806 Multi-component cooling element
The invention relates to a micro cooling element (1) with a mounting surface (2) for a component to be cooled, in particular a semiconductor component, which...
US-9,536,805 Power management integrated circuit (PMIC) integration into a processor package
A hybrid package having a processor module disposed on a substrate and an auxiliary module disposed on a patterned lid. The auxiliary module may be a memory...
US-9,536,804 Method of manufacturing heat conductive sheet
Provided is a method of manufacturing a heat conductive sheet that itself is imparted with stickiness and has reduced heat resistance due to improved adhesion...
US-9,536,803 Integrated power module with improved isolation and thermal conductivity
An integrated power module having a depletion mode device and an enhancement mode device that is configured to prevent an accidental on-state condition for the...
US-9,536,802 Semiconductor device
A semiconductor device includes a semiconductor chip, a resin mold portion sealing a component in which the semiconductor chip is included, and a bonding layer...
US-9,536,801 Electronic component having encapsulated wiring board and method for manufacturing the same
An electronic component including a wiring board having interlayer insulation layers and conductive patterns, the wiring board having a first surface and a...
US-9,536,800 Packaged semiconductor devices and methods of manufacturing
In one general aspect, a package can include a semiconductor die having a first terminal on a first side of the semiconductor die and a second terminal on a...
US-9,536,799 Hot-melt type curable silicone composition for compression molding or laminating
The present invention relates to a hot-meltable curable silicone composition for compression molding or laminating and a laminate provided with at least one...
US-9,536,798 Package structure and the method to fabricate thereof
The invention discloses a package structure made of the combination of a device carrier and a modifiable substrate. In one embodiment, a recess is formed in the...
US-9,536,797 Substrate treatment apparatus and substrate treatment method
A substrate treatment apparatus includes a processing chamber configured to be capable of storing a substrate; a substrate holder disposed in the processing...
US-9,536,796 Multiple manufacturing line qualification
Methods and systems for multiple manufacturing line qualification are provided. A method includes establishing a product template and producing products on one...
US-9,536,795 Multiple threshold voltage trigate devices using 3D condensation
A method of forming a multiple threshold voltage p-channel silicon germanium trigate device using (3D) condensation. The method may include forming a first and...
US-9,536,794 Techniques for dual dielectric thickness for a nanowire CMOS technology using oxygen growth
In one aspect, a method of forming a CMOS device includes forming nanowires suspended over a BOX, wherein a first/second one or more of the nanowires are...
US-9,536,793 Self-aligned gate-first VFETs using a gate spacer recess
Methods for self-aligned gate-first VFETs using gate-spacer recess and the resulting devices are disclosed. Embodiments include providing a substrate including...
US-9,536,792 Complementary metal oxide semiconductor field effect transistor, metal oxide semiconductor field effect...
A complementary metal oxide semiconductor field-effect transistor (MOSFET) includes a substrate, a first MOSFET and a second MOSFET. The first MOSFET is...
US-9,536,791 Stable multiple threshold voltage devices on replacement metal gate CMOS devices
A technique for a multiple voltage threshold transistor structure is provided. A narrow channel and long channel are formed on a fin. An epitaxial layer is...
US-9,536,790 Semiconductor device with self-heat reducing layers
A semiconductor device comprises a substrate, a source region over the substrate, and a guard ring over the substrate. The guard ring is separated from the...
US-9,536,789 Fin-double-gated junction field effect transistor
A method of forming a double-gated junction field effect transistors (JFET) and a tri-gated metal-oxide-semiconductor field effect transistor (MOSFET) on a...
US-9,536,788 Complementary SOI lateral bipolar transistors with backplate bias
A complementary bipolar junction transistor (BJT) integrated structure and methods for fabricating and operating such. The structure includes a monolithic...
US-9,536,787 Wafer processing method
Disclosed herein is a wafer processing method for dividing a wafer into a plurality of individual devices along a plurality of crossing division lines. The...
US-9,536,786 Wafer processing method using pulsed laser beam to form shield tunnels along division lines of a semiconductor...
A wafer is formed with a plurality of division lines on a front surface of a single crystal substrate having an off angle and formed with devices in a plurality...
US-9,536,785 Method of manufacturing through silicon via stacked structure
A method of manufacturing through silicon via stacked structures. A plurality of substrates is provided. At least one tapered hole is formed on one surface of...
US-9,536,784 Integrated circuit (IC) chips with through silicon vias (TSV) and method of forming the IC
A method of forming through silicon vias (TSVs) on integrated circuit (IC) chips and the IC chips. A TSV pattern on a stack of wiring layers on the surface of...
US-9,536,783 Wafer-level die attach metallization
Embodiments of a semiconductor wafer having wafer-level die attach metallization on a back-side of the semiconductor wafer, resulting semiconductor dies, and...
US-9,536,782 Tungsten film forming method, semiconductor device manufacturing method, and storage medium
A tungsten film forming method includes: supplying a tungsten chloride gas as a source material of tungsten and a reducing gas towards a substrate to be...
US-9,536,781 Method of making integrated circuit
Methods of fabricating integrated circuits are disclosed herein. A die having a side is provided. A conductive stud extends from the side in a direction that is...
US-9,536,780 Method and apparatus for single chamber treatment
The disclosure relates to using a single chamber for multiple treatments resulting in a semiconductor chip having an interconnect. An exemplary process many...
US-9,536,779 Selective local metal cap layer formation for improved electromigration behavior
A method of forming a wiring structure for an integrated circuit device includes forming a first metal line within an interlevel dielectric (ILD) layer, and...
US-9,536,778 Self-aligned double patterning process for metal routing
Self-aligned double patterning processes to produce metal route between and connecting conductive lines are disclosed. Embodiments include forming a hard mask...
US-9,536,777 Interconnect apparatus and method
A method comprises bonding a first chip on a second chip, depositing a first hard mask layer over a non-bonding side of the first chip, depositing a second hard...
US-9,536,776 Method of manufacturing semiconductor device
An object of the invention is to provide a semiconductor device having improved performance. A method of manufacturing a semiconductor device includes: forming...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.