At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Semiconductor device including magneto-resistive device
A semiconductor device comprises a magneto-resistive device capable of performing multiple functions with low power. The semiconductor device comprises a cell...
LED device with embedded nanowire LEDs
A nanowire device and a method of forming a nanowire device that is poised for pick up and transfer to a receiving substrate are described. In an embodiment,...
Solid-state image sensing device and method of manufacturing the same
By selectively anisotropically etching a stack film formed to cover a plurality of photodiodes and a gate electrode layer of a MOS transistor, the stack film...
Process for transferring circuit layer
A process for transferring a buried circuit layer comprises taking a donor substrate comprising an internal etch stop zone and covered on its front side with a...
To provide an X-ray detector facilitating the installing and replacement work of a module while reducing the possibility of breakage. An X-ray detector 50...
Next generation imaging methods and systems
Novel imaging arrangements are detailed. One comprises an optical array sensor with plural photo-electron generating regions dispersed at two or more layers in...
Solid-state imaging device
A MOS solid-state imaging device is provided in which withstand voltage and 1/f noise of a MOS transistor are improved. In the MOS solid-state imaging device...
Contact resistance reduction
An image sensor includes a plurality of photodiodes disposed in a semiconductor material and a floating diffusion disposed in the semiconductor material...
Solid-state image pickup element and solid-state image pickup element
A solid-state image pickup element is provided with a semiconductor substrate having a photosensitive region, a plurality of first electrode pads arrayed on a...
Die stacked image sensors and related methods
An image sensor. Implementations may include: a first die including a plurality of pixels; a second die including a plurality of transistors, capacitors, or...
Optical imaging system that incorporates an uni-axial optical homogenizer
An optical imaging system (e.g., hyperspectral imaging system) is described herein which includes imaging optics, an uni-axial homogenizer (including a...
Photoelectric conversion device and imaging system
A photoelectric conversion device includes a photoelectric conversion unit disposed above a substrate and a reading circuit. The photoelectric conversion unit...
Image sensor and electronic device including the same
Disclosed are an image sensor including a light collection member having a multi-layer step shape and an electronic device including the same. This technology...
Solid-state image pickup device
A solid-state image pickup device has a first substrate and a second substrate in which circuit elements constituting pixels are arranged. The pixel includes: a...
Optimizing geometric fill factor in prism-coupled waveguide-fed solar
A prism coupled waveguide-fed solar collector array optimized for geometric fill factor. An integrated linear array of prisms is arranged with their input faces...
Manufacturing method of a thin film transistor and pixel unit thereof
The present invention provides a method of manufacturing a thin film transistor pixel unit, comprising: forming a metal oxide layer, a gate insulating layer, a...
Display device and method of manufacturing the same
A display device and a method of manufacturing the same are disclosed, in which a sensing electrode for sensing a touch of a user is built in a display panel,...
Polycrystalline oxide thin-film transistor array substrate and method of
This invention provides a polycrystalline oxide thin-film transistor (TFT) array substrate and a method of manufacturing the same. As the polycrystalline oxide...
A display device having a high aperture ratio and including a capacitor that can increase capacitance is provided. A pair of electrodes of the capacitor is...
Semiconductor device including substrate which is used in display devices
A semiconductor device (100T, 100B) includes: a substrate (30); a first metal layer (10) supported on the substrate (30), the first metal layer (10) including a...
Thin film transistor array substrate
The present invention relates to a thin film transistor array substrate and a method of manufacturing the same. The thin film transistor array substrate may...
By applying an AC pulse to a gate of a transistor which easily deteriorates, a shift in threshold voltage of the transistor is suppressed. However, in a case...
Array substrate and manufacturing method thereof, and display panel
The disclosure relates to an array substrate and a manufacturing method thereof, and a display panel. The array substrate includes a plurality of data lines and...
Array substrate having integrated gate driver and method of fabricating
An array substrate includes: a substrate; a gate connecting line on the substrate in a gate circuit area; a gate insulating layer on the gate connecting line;...
Semiconductor device, display device, and method for manufacturing
A semiconductor device (100A) includes a first metal layer (12) including a gate electrode (12g); a gate insulating layer (14) formed on the first metal layer;...
Semiconductor device wherein an oxide semiconductor layer has a degree of
crystallization of 80% or more
An object is to improve reliability of a semiconductor device. A semiconductor device including a driver circuit portion and a display portion (also referred to...
Array substrate, preparation method for array substrate, and display
The present invention discloses an array substrate, a preparation method for the array substrate, and a display device, wherein the array substrate comprises a...
Adjacent strained <100> NFET fins and <110> PFET fins
The present invention relates generally to semiconductor devices, and more particularly, to a structure and method of forming strained <100> n-channel...
Semiconductor memory device and method of manufacturing the same
According to an embodiment, a semiconductor memory device comprises a stacked body, a semiconductor layer, a charge accumulation layer, and a first layer. The...
Non-volatile memory device
According to an embodiment, a non-volatile memory device includes first electrodes stacked on an underlying layer, a second electrode provided on the first...
Non-volatile storage device and method of manufacturing the same
According to an embodiment, a non-volatile storage device includes a first layer, a second layer formed on the first layer, a stacked body including a plurality...
Three-dimensional semiconductor device and method of manufacturing the
A three-dimensional semiconductor device is provided, comprising: a plurality of ground selection line (GSL) sections separately formed on a substrate, the GSL...
Method of manufacturing a semiconductor device
After forming a first film over the main surface of a semiconductor substrate, the first film is patterned, thereby forming a control gate electrode for a...
Simultaneous formation of a top oxide layer in a
silicon-oxide-nitride-oxide-silicon (SONOS) transistor and a...
A semiconductor chip includes a base of a memory transistor in a first region of a substrate, and a base of a metal oxide semiconductor (MOS) transistor in a...
Multilevel memory stack structure and methods of manufacturing the same
A first stack of alternating layers including first electrically conductive layers and first electrically insulating layers is formed with first stepped...
Devices with embedded non-volatile memory and metal gates and methods for
fabricating the same
Devices and methods for fabricating devices with floating gates and replacement metal gates are provided. In an embodiment, a method for fabricating a device...
Structure and method for BEOL nanoscale damascene sidewall-defined
non-volatile memory element
An exposed edge of a conductive liner in a Damascene trench provides a high aspect ratio geometry of a non-volatile memory cell that can be scaled to...
Metal trench capacitor and improved isolation and methods of manufacture
A high-k dielectric metal trench capacitor and improved isolation and methods of manufacturing the same is provided. The method includes forming at least one...
Memory device with manufacturable cylindrical storage node
A high capacitance embedded capacitor and associated fabrication processes are disclosed for fabricating a capacitor stack in a multi-layer stack to include a...
Method for fabricating memory device
Provided is a method for fabricating a memory device including forming a stack layer on a substrate, and embedding a plurality of gate pillar structures and a...
Apparatus and method for integrated circuit bit line sharing
A memory array includes a first memory column having a first bit line, a first word line and a second bit line. The memory array also includes a second memory...
Integrated circuit and semiconductor device
An embodiment includes an integrated circuit comprising a standard cell, the standard cell comprising: first and second active regions having different...
Structure and method for advanced bulk fin isolation
A non-planar semiconductor structure containing semiconductor fins that are isolated from an underlying bulk silicon substrate by an epitaxial semiconductor...
CMOS nanowire structure
Complimentary metal-oxide-semiconductor nanowire structures are described. For example, a semiconductor structure includes a first semiconductor device. The...
Inverters and manufacturing methods thereof
Inverters and methods of manufacture thereof are disclosed. In some embodiments, an inverter includes a substrate and a first tunnel FET (TFET) disposed over...
Solid state diffusion doping for bulk finFET devices
A method of forming a semiconductor device comprises forming a first fin on a substrate, depositing an insulator layer on the substrate adjacent to the first...
Poly gate extension design methodology to improve CMOS performance in dual
stress liner process flow
An integrated circuit and method with dual stress liners and with NMOS transistors with gate overhang of active that is longer than the minimum design rule and...
Semiconductor device having metallic source and drain regions
Semiconductor devices having metallic source and drain regions are described. For example, a semiconductor device includes a gate electrode stack disposed above...
Stable work function for narrow-pitch devices
A work function setting metal stack includes a configuration of layers including a high dielectric constant layer and a diffusion prevention layer formed on the...
Fin field effect transistor (FinFET) device structure with uneven gate
structure and method for forming the same
A FinFET device structure is provided. The FinFET device structure includes an isolation structure formed over a substrate and a fin structure formed over the...