|United States Patent||5,301,281|
|Kennedy||April 5, 1994|
A method and apparatus for expanding a backplane interconnecting bus provides an architecture in which the width of a data bus can be expanded without new byte select control lines on the backplane bus. In the present invention, data lines and corresponding parity lines are added to the backplane bus, and control signal lines connect devices capable of utilizing the expanded bus capabilities. The control signal lines do not affect the operation of devices which are designed according to the narrower bus width, and therefore, these devices can be installed in the expanded bus backplane along with devices designed to utilize the expanded width data bus.
|Inventors:||Kennedy; Barry (Santa Ana, CA)|
AST Research, Inc.
|Filed:||June 26, 1991|
|Current U.S. Class:||710/307|
|Current International Class:||G06F 13/40 (20060101); G06F 013/40 (); G06F 013/14 ()|
|Field of Search:||395/235,200,725,800,275,425 370/85.1,85.9,85.13 340/825,825.06 364/132 365/230.01|
|4286319||August 1981||Membrino et al.|
|4683534||July 1987||Tietjen et al.|
|4720784||January 1988||Radhakrishnan et al.|
|4799187||January 1989||Einarson et al.|
|4984195||January 1991||Nakamura et al.|
|5014187||May 1991||Debize et al.|
|5034879||July 1991||Woodward et al.|
|5109490||April 1992||Arimilli et al.|
|5148539||September 1992||Enomoto et al.|
Bursky, Dave, "More, Not Fewer, Chips Give PC's Flexible Options," Electronic Design, vol. 38, No. 10, pp. 95-98, May 24, 1990. .
Thorson, Mark, "S3 Introduces Flexible PC Chip Set Family," Microprocessor Report, vol. 4, No. 9, pp. 1-2, 9-11, May 18, 1990. .
Thorson, Mark, "AGI Bus Supports 486 Multiprocessing," Microprocessor Report, vol. 4, No. 11, pp. 9-11, Jun. 20, 1990. .
S3, Advanced Cache Controller Preliminary Information Sheet (Apr. 1990)..